{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T17:09:33Z","timestamp":1742404173917,"version":"3.28.0"},"reference-count":23,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1109\/ipdps.2006.1639350","type":"proceedings-article","created":{"date-parts":[[2006,7,10]],"date-time":"2006-07-10T15:59:56Z","timestamp":1152547196000},"page":"10 pp.","source":"Crossref","is-referenced-by-count":0,"title":["Empowering a helper cluster through data-width aware instruction selection policies"],"prefix":"10.1109","author":[{"given":"O.S.","family":"Unsal","sequence":"first","affiliation":[]},{"given":"O.","family":"Ergin","sequence":"additional","affiliation":[]},{"given":"X.","family":"Vera","sequence":"additional","affiliation":[]},{"given":"A.","family":"Gonzalez","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"crossref","DOI":"10.1109\/PACT.2002.1106028","article-title":"Efficient Interconnects for Clustered Microarchitectures","author":"parcerisa","year":"2002","journal-title":"Proc Int Conf Parallel Architectures and Compilation Techniques (PACT)"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003559"},{"key":"17","article-title":"Width Sensitive Scheduling for Resource Constrained VLIW Processors","author":"nakra","year":"2001","journal-title":"Proc 3rd Workshop on Feedback-Directed and Dynamic Optimization"},{"key":"23","doi-asserted-by":"crossref","DOI":"10.1145\/360128.360150","article-title":"Dynamic Zero Compression for Cache Energy Reduction","author":"villa","year":"2000","journal-title":"MICRO-33"},{"key":"18","doi-asserted-by":"crossref","DOI":"10.1109\/MICRO.2000.898081","article-title":"Reducing Wire Delay Penalty through Value Prediction","author":"parcerisa","year":"2000","journal-title":"Proceedings of the 33th International Symposium on Microarchitecture (MICRO)"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2004.1274006"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1145\/370155.370312"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2002.1176266"},{"key":"14","article-title":"Width Prediction for Reducing Value Predictor Size and Power","author":"loh","year":"2003","journal-title":"First Value Pred Wksp"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/4.962281"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310785"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2002.995696"},{"article-title":"Fully Distributed Register Files for Heterogeneous Clustered Microarchitectures","year":"2004","author":"bunchua","key":"3"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1145\/335231.335250"},{"key":"2","first-page":"83","article-title":"Wattch: a framework for architectural-level power analysis and optimizations","author":"brooks","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1999.744314"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/1088149.1088158"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.29"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.1999.807517"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2004.1281669"},{"key":"4","doi-asserted-by":"crossref","DOI":"10.1109\/MICRO.2000.898069","article-title":"Very Low Power Pipelines Using Significance Compression","author":"canal","year":"2000","journal-title":"Proceedings of the 33th International Symposium on Microarchitecture (MICRO)"},{"key":"9","article-title":"Digital 21264 Sets New Standard","volume":"10","author":"gwennap","year":"1996","journal-title":"Microprocessor Report"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645806"}],"event":{"name":"Proceedings 20th IEEE International Parallel & Distributed Processing Symposium","start":{"date-parts":[[2006,4,25]]},"location":"Rhodes Island, Greece","end":{"date-parts":[[2006,4,29]]}},"container-title":["Proceedings 20th IEEE International Parallel & Distributed Processing Symposium"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10917\/34366\/01639350.pdf?arnumber=1639350","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,17]],"date-time":"2017-06-17T03:22:58Z","timestamp":1497669778000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1639350\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/ipdps.2006.1639350","relation":{},"subject":[],"published":{"date-parts":[[2006]]}}}