{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:47:39Z","timestamp":1772725659458,"version":"3.50.1"},"reference-count":21,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1109\/ipdps.2006.1639374","type":"proceedings-article","created":{"date-parts":[[2006,7,10]],"date-time":"2006-07-10T15:59:56Z","timestamp":1152547196000},"page":"10 pp.","source":"Crossref","is-referenced-by-count":44,"title":["Exploiting unbalanced thread scheduling for energy and performance on a CMP of SMT processors"],"prefix":"10.1109","author":[{"given":"M.","family":"De Vuyst","sequence":"first","affiliation":[]},{"given":"R.","family":"Kumar","sequence":"additional","affiliation":[]},{"given":"D.M.","family":"Tullsen","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2001.991129"},{"key":"17","year":"2005","journal-title":"Sun Microsystems Throughput computing faq"},{"key":"18","article-title":"Simulation and modeling of a simultaneous multithreading processor","author":"tullsen","year":"1996","journal-title":"22nd Annual Computer Measurement Group Conference"},{"key":"15","doi-asserted-by":"crossref","DOI":"10.1145\/378993.379244","article-title":"Symbiotic jobscheduling for a simultaneous multithreading architecture","author":"snavely","year":"2000","journal-title":"Eighth International Conference on Architectural Support for Programming Languages and Operating Systems"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1145\/511334.511343"},{"key":"13","doi-asserted-by":"crossref","DOI":"10.1109\/L-CA.2002.7","article-title":"Migration in single chip multiprocessors","volume":"1","author":"shaw","year":"2002","journal-title":"Computer Architecture Letters"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605403"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2000.878286"},{"key":"12","doi-asserted-by":"crossref","first-page":"63","DOI":"10.1109\/PACT.2004.1342542","article-title":"Architectural support tor enhanced SMT job scheduling","author":"settle","year":"2004","journal-title":"Proc Int l Conf Parallel Architectures and Compilation Techniques (PACT 99)"},{"key":"21","doi-asserted-by":"crossref","first-page":"392","DOI":"10.1109\/ISCA.1995.524578","article-title":"Simultaneous multithreading: Maximizing on-chip parallelism","author":"tullsen","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"3","article-title":"Performance of multithreaded chip multiprocessors and implications for operating system design","author":"fedorova","year":"2005","journal-title":"USENIX 2005 Annual Technical Conference"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1145\/232973.232993"},{"key":"2","first-page":"670","article-title":"Design and implementation of the POWER5 microprocessor","author":"clabes","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"1","first-page":"83","article-title":"Wattch: a framework for architectural-level power analysis and optimizations","author":"brooks","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2005.2"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310764"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253185"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/1037187.1024424"},{"key":"4","article-title":"Aide de camp: Asymmetric dual core design for power and energy reduction","author":"ghiasi","year":"2003"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/1006209.1006238"},{"key":"8","article-title":"Thread-sensitive scheduling for SMT processors","author":"parekh","year":"2000"}],"event":{"name":"Proceedings 20th IEEE International Parallel & Distributed Processing Symposium","location":"Rhodes Island, Greece","start":{"date-parts":[[2006,4,25]]},"end":{"date-parts":[[2006,4,29]]}},"container-title":["Proceedings 20th IEEE International Parallel & Distributed Processing Symposium"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10917\/34366\/01639374.pdf?arnumber=1639374","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,7]],"date-time":"2023-05-07T20:55:18Z","timestamp":1683492918000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1639374\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/ipdps.2006.1639374","relation":{},"subject":[],"published":{"date-parts":[[2006]]}}}