{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T06:24:11Z","timestamp":1730269451690,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1109\/ipdps.2006.1639433","type":"proceedings-article","created":{"date-parts":[[2006,7,10]],"date-time":"2006-07-10T19:59:56Z","timestamp":1152561596000},"page":"8 pp.","source":"Crossref","is-referenced-by-count":3,"title":["A cost-effective context memory structure for dynamically reconfigurable processors"],"prefix":"10.1109","author":[{"given":"M.","family":"Suzuki","sequence":"first","affiliation":[]},{"given":"Y.","family":"Hasegawa","sequence":"additional","affiliation":[]},{"given":"V.M.","family":"Tuan","sequence":"additional","affiliation":[]},{"given":"S.","family":"Abe","sequence":"additional","affiliation":[]},{"given":"H.","family":"Amano","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"17","first-page":"82","article-title":"Core Processor\/Multicontext Device Codesign","author":"yamada","year":"2003","journal-title":"Proc Cool Chips VIII"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1997.624601"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2005.1515707"},{"key":"13","first-page":"1997","article-title":"Dynamically Reconfigurable Processor Implemented with IPFlex's DAPDNA Technology","volume":"e87 d","author":"sugawara","year":"2004","journal-title":"IEICE Trans Inf &Syst"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2004.1393261"},{"key":"11","article-title":"An 90nm Embedded DRAM Single Chip LSI with a 3D Graphics, H.264 Codec Engine, and a Reconfigurable Processor","author":"okabe","year":"2004","journal-title":"Hot Chips"},{"key":"12","first-page":"761","article-title":"The XPP Architecture and Its Co-simulation within the Simulink Environment","author":"petrov","year":"2004","journal-title":"Proc of FPL"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2005.52"},{"key":"2","first-page":"464","article-title":"Techniques for Virtual Hardware on a Dynamically Reconfigurable Processor","author":"amano","year":"2004","journal-title":"Proc of FPL"},{"key":"1","first-page":"192","article-title":"Implementation of AES on the Dynamic Reconfigurable Processor","author":"abe","year":"2005","journal-title":"Proc Cool Chips VIII"},{"key":"10","article-title":"A Dynamically Reconfigurable Processor Architecture","author":"motomura","year":"2002","journal-title":"Microprocessor Forum"},{"key":"7","first-page":"171","article-title":"Reducing the Configuration Loading Time of a Coarse Grain Multicontext Reconfigurable Device","author":"kitaoka","year":"2003","journal-title":"Proc of FPL"},{"key":"6","first-page":"125","article-title":"Interconnecting Heterogeneous Nodes in an Adaptive Computing Machine","author":"furtek","year":"2004","journal-title":"Proc of FPL"},{"key":"5","first-page":"151","article-title":"Virtualzing Hardware with Multi-context Reconfigurable Arrays","author":"enzler","year":"2003","journal-title":"Proc of FPL"},{"key":"4","article-title":"Implementing Core Tasks of JPEG2000 Encoder on the Dynamically Reconfigurable Processor","author":"deguchi","year":"2005","journal-title":"Proceedings of the Dynamically Reconfigurable Systems Workshop (DRS"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1993.279481"},{"key":"8","first-page":"142","article-title":"Configuration Compression for Virtex FPGA","author":"li","year":"2001","journal-title":"Proc of FCCM"}],"event":{"name":"Proceedings 20th IEEE International Parallel & Distributed Processing Symposium","start":{"date-parts":[[2006,4,25]]},"location":"Rhodes Island, Greece","end":{"date-parts":[[2006,4,29]]}},"container-title":["Proceedings 20th IEEE International Parallel & Distributed Processing Symposium"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10917\/34366\/01639433.pdf?arnumber=1639433","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,15]],"date-time":"2017-03-15T00:19:37Z","timestamp":1489537177000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1639433\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/ipdps.2006.1639433","relation":{},"subject":[],"published":{"date-parts":[[2006]]}}}