{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T14:05:43Z","timestamp":1725545143134},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1109\/ipdps.2006.1639436","type":"proceedings-article","created":{"date-parts":[[2006,7,10]],"date-time":"2006-07-10T15:59:56Z","timestamp":1152547196000},"page":"8 pp.","source":"Crossref","is-referenced-by-count":4,"title":["Maximum edge matching for reconfigurable computing"],"prefix":"10.1109","author":[{"given":"M.","family":"Rullmann","sequence":"first","affiliation":[]},{"given":"R.","family":"Merker","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"13","doi-asserted-by":"publisher","DOI":"10.1016\/S0167-739X(00)00043-1"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20045086"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2005.314"},{"key":"12","first-page":"147","article-title":"Automating production of run-time reconfigurable designs","author":"shirazi","year":"1998","journal-title":"Proc IEEE Symposium on Field-Programmable Custom Computing Machines"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2001.915091"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268893"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2005.242"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2001.925132"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.850844"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/92.974899"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.2000.903390"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/275107.275121"},{"key":"9","first-page":"673","article-title":"A novel approach to minimizing reconfiguration cost for LUT-based FPGAs","author":"raghuraman","year":"2005","journal-title":"VLSI Design 2005 18th International Conference on"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/774789.774831"}],"event":{"name":"Proceedings 20th IEEE International Parallel & Distributed Processing Symposium","start":{"date-parts":[[2006,4,25]]},"location":"Rhodes Island, Greece","end":{"date-parts":[[2006,4,29]]}},"container-title":["Proceedings 20th IEEE International Parallel & Distributed Processing Symposium"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10917\/34366\/01639436.pdf?arnumber=1639436","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T13:40:05Z","timestamp":1489498805000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1639436\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/ipdps.2006.1639436","relation":{},"subject":[],"published":{"date-parts":[[2006]]}}}