{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T12:22:49Z","timestamp":1725625369207},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1109\/ipdps.2006.1639466","type":"proceedings-article","created":{"date-parts":[[2006,7,10]],"date-time":"2006-07-10T19:59:56Z","timestamp":1152561596000},"page":"4 pp.","source":"Crossref","is-referenced-by-count":2,"title":["Partial and dynamic reconfiguration of FPGAs: a top down design methodology for an automatic implementation"],"prefix":"10.1109","author":[{"given":"F.","family":"Berthelot","sequence":"first","affiliation":[]},{"given":"F.","family":"Nouvel","sequence":"additional","affiliation":[]},{"given":"D.","family":"Houzet","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","first-page":"1604","article-title":"Design and implementation of mc-cdma systems for future wireless networks","author":"lenours","year":"2004","journal-title":"EURASIP JASP"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20000871"},{"key":"1","first-page":"47","article-title":"Design methodology for dynamically reconfigurable systems","author":"berthelot","year":"2005","journal-title":"JFAAA Dijon France"},{"key":"6","first-page":"123","article-title":"From algorithm and architecture specifications to automatic generation of distributed real-time executives: A seamless flow of graphs transformations","author":"sorel","year":"2003","journal-title":"Formal Methods and Models for Codesign Conference France"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2001.915109"},{"year":"0","key":"4"}],"event":{"name":"Proceedings 20th IEEE International Parallel & Distributed Processing Symposium","start":{"date-parts":[[2006,4,25]]},"location":"Rhodes Island, Greece","end":{"date-parts":[[2006,4,29]]}},"container-title":["Proceedings 20th IEEE International Parallel & Distributed Processing Symposium"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10917\/34366\/01639466.pdf?arnumber=1639466","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T15:39:16Z","timestamp":1489505956000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1639466\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/ipdps.2006.1639466","relation":{},"subject":[],"published":{"date-parts":[[2006]]}}}