{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,9]],"date-time":"2025-10-09T06:20:07Z","timestamp":1759990807898},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1109\/ipdps.2006.1639483","type":"proceedings-article","created":{"date-parts":[[2006,7,10]],"date-time":"2006-07-10T19:59:56Z","timestamp":1152561596000},"page":"4 pp.","source":"Crossref","is-referenced-by-count":3,"title":["Securing embedded programmable gate arrays in secure circuits"],"prefix":"10.1109","author":[{"given":"N.","family":"Valette","sequence":"first","affiliation":[]},{"given":"L.","family":"Torres","sequence":"additional","affiliation":[]},{"given":"G.","family":"Sassatelli","sequence":"additional","affiliation":[]},{"given":"F.","family":"Bancel","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"13","article-title":"Dynamically Configurable Security for SRAM FPGA Bitstreams","author":"bossuet","year":"2004","journal-title":"Proceedings of 11th Reconfigurable Architectures Workshop RAW 2004"},{"journal-title":"Datasheet","article-title":"ProASICS Flash Family FPGAs Datasheet","year":"0","key":"11"},{"key":"12","doi-asserted-by":"crossref","DOI":"10.1007\/3-540-44687-7_15","article-title":"Secure Configuration of Field Programmable Gate Arrays","author":"kean","year":"2001","journal-title":"Proc Int Conf Field Programmable Logic and Applications"},{"journal-title":"Introduction to side channel attacks","year":"0","author":"bar-el","key":"3"},{"key":"2","first-page":"1","article-title":"Tamper Resistance - a Cautionary Note","author":"andersen","year":"1996","journal-title":"Proc 2nd Usenix Workshop Electron Commerce"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1002\/047085670X"},{"journal-title":"Datasheet","article-title":"Stratix II Device Handbook","year":"0","key":"10"},{"key":"7","article-title":"Copy Protection for SRAM based FPGA Designs","author":"kessner","year":"0","journal-title":"Application Note"},{"journal-title":"Datasheet","article-title":"AT94S Secure FPSLIC","year":"0","key":"6"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1147\/sj.302.0206"},{"journal-title":"Technical article","article-title":"GreenFIELD STW21000 - Reconfigurable Micro Controller","year":"2005","key":"4"},{"journal-title":"Datasheet","article-title":"Virtex-II Family Overview","year":"0","key":"9"},{"journal-title":"Advanced Datasheet","article-title":"60RS Family SPGA's","year":"0","key":"8"}],"event":{"name":"Proceedings 20th IEEE International Parallel & Distributed Processing Symposium","start":{"date-parts":[[2006,4,25]]},"location":"Rhodes Island, Greece","end":{"date-parts":[[2006,4,29]]}},"container-title":["Proceedings 20th IEEE International Parallel & Distributed Processing Symposium"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10917\/34366\/01639483.pdf?arnumber=1639483","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,17]],"date-time":"2017-06-17T07:23:00Z","timestamp":1497684180000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1639483\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/ipdps.2006.1639483","relation":{},"subject":[],"published":{"date-parts":[[2006]]}}}