{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T21:30:01Z","timestamp":1762032601455},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1109\/ipdps.2006.1639484","type":"proceedings-article","created":{"date-parts":[[2006,7,10]],"date-time":"2006-07-10T15:59:56Z","timestamp":1152547196000},"page":"4 pp.","source":"Crossref","is-referenced-by-count":5,"title":["Design space exploration for low-power reconfigurable fabrics"],"prefix":"10.1109","author":[{"given":"G.","family":"Mehta","sequence":"first","affiliation":[]},{"given":"R.R.","family":"Hoare","sequence":"additional","affiliation":[]},{"given":"J.","family":"Stander","sequence":"additional","affiliation":[]},{"given":"A.K.","family":"Jones","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2002.1012767"},{"key":"2","article-title":"Rapid - reconfigurable pipelined datapath","author":"ebeling","year":"1996","journal-title":"6th International Workshop on Field-Programmable Logic and Applications"},{"key":"10","article-title":"Reducing power while increasing performance with supercisc","author":"jones","year":"2005","journal-title":"ACM Transactions on Embedded Computing Systems (TECS)"},{"year":"0","key":"1"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2005.233"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2003.1206381"},{"key":"5","article-title":"High-level area and performance estimation of hardware building blocks on fpgas","author":"enzler","year":"2000","journal-title":"Field-Programmable Logic and Applications Forum on Design Language"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2003.1213324"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.829819"},{"key":"8","article-title":"Rapid vliw processor customization for signal processing applications using combinational hardware functions","author":"hoare","year":"2005","journal-title":"EURASIP Journal on Applied Signal Processing"}],"event":{"name":"Proceedings 20th IEEE International Parallel & Distributed Processing Symposium","start":{"date-parts":[[2006,4,25]]},"location":"Rhodes Island, Greece","end":{"date-parts":[[2006,4,29]]}},"container-title":["Proceedings 20th IEEE International Parallel & Distributed Processing Symposium"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10917\/34366\/01639484.pdf?arnumber=1639484","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T11:46:56Z","timestamp":1489492016000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1639484\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/ipdps.2006.1639484","relation":{},"subject":[],"published":{"date-parts":[[2006]]}}}