{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T09:13:12Z","timestamp":1729674792402,"version":"3.28.0"},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1109\/ipdps.2006.1639485","type":"proceedings-article","created":{"date-parts":[[2006,7,10]],"date-time":"2006-07-10T19:59:56Z","timestamp":1152561596000},"page":"4 pp.","source":"Crossref","is-referenced-by-count":2,"title":["Exploiting dynamic reconfiguration techniques: the 2D-VLIW approach"],"prefix":"10.1109","author":[{"given":"R.","family":"Santos","sequence":"first","affiliation":[]},{"given":"R.","family":"Azevedo","sequence":"additional","affiliation":[]},{"given":"G.","family":"Araujo","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/800046.801649"},{"key":"2","first-page":"316","article-title":"Multiple-banked register file architectures","author":"cruz","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"1","doi-asserted-by":"crossref","first-page":"32","DOI":"10.1007\/11532378_4","article-title":"Trimaran - an infrastructure for research in instruction-level parallelism","volume":"3602","author":"chakrapani","year":"2004","journal-title":"Lecture Notes in Computer Science"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.27"},{"article-title":"Hplpd architecture specification","year":"2000","author":"kathail","key":"6"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1997.624600"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/2.839324"},{"article-title":"Epic: An architecture for instruction-level parallel processors","year":"2000","author":"schlansker","key":"8"}],"event":{"name":"Proceedings 20th IEEE International Parallel & Distributed Processing Symposium","start":{"date-parts":[[2006,4,25]]},"location":"Rhodes Island, Greece","end":{"date-parts":[[2006,4,29]]}},"container-title":["Proceedings 20th IEEE International Parallel & Distributed Processing Symposium"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10917\/34366\/01639485.pdf?arnumber=1639485","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,17]],"date-time":"2017-06-17T07:23:00Z","timestamp":1497684180000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1639485\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/ipdps.2006.1639485","relation":{},"subject":[],"published":{"date-parts":[[2006]]}}}