{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T21:58:26Z","timestamp":1729634306055,"version":"3.28.0"},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1109\/ipdps.2006.1639546","type":"proceedings-article","created":{"date-parts":[[2006,7,10]],"date-time":"2006-07-10T19:59:56Z","timestamp":1152561596000},"page":"7 pp.","source":"Crossref","is-referenced-by-count":0,"title":["Reducing the associativity and size of step caches in CRCW operation"],"prefix":"10.1109","author":[{"given":"M.","family":"Forsell","sequence":"first","affiliation":[]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"publisher","DOI":"10.1016\/0022-0000(91)90005-P"},{"key":"16","doi-asserted-by":"crossref","first-page":"81","DOI":"10.1016\/j.sysarc.2003.07.005","article-title":"Packetization and routing analysis of on-chip multiprocessor networks","volume":"50","author":"ye","year":"2004","journal-title":"Journal of Systems Architecture"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/WWC.2003.1249061"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/2.917539"},{"journal-title":"Practical PRAM Programming","year":"2001","author":"keller","key":"11"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/TEC.1962.5219356"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2002.1044299"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2002.1047744"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/40.888701"},{"journal-title":"Networks on Chip","year":"2003","key":"10"},{"key":"7","doi-asserted-by":"crossref","first-page":"255","DOI":"10.1504\/IJEB.2005.007270","article-title":"Realizing constant time parallel algorithms with active memory modules","volume":"3","author":"forsell","year":"2005","journal-title":"International Journal of Electronic Business"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/NORCHP.2005.1596992"},{"key":"5","first-page":"31","article-title":"Advanced Simulation Environment for Shared Memory Network-on-Chips","author":"forsell","year":"2002","journal-title":"In the Proceedings of the 20th IEEE NORCHIP Conference"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1016\/S1383-7621(02)00064-4"},{"journal-title":"Introduction to Parallel Algorithms","year":"1992","author":"jaja","key":"9"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.56"}],"event":{"name":"Proceedings 20th IEEE International Parallel & Distributed Processing Symposium","start":{"date-parts":[[2006,4,25]]},"location":"Rhodes Island, Greece","end":{"date-parts":[[2006,4,29]]}},"container-title":["Proceedings 20th IEEE International Parallel & Distributed Processing Symposium"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10917\/34366\/01639546.pdf?arnumber=1639546","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,17]],"date-time":"2017-06-17T07:23:01Z","timestamp":1497684181000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1639546\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/ipdps.2006.1639546","relation":{},"subject":[],"published":{"date-parts":[[2006]]}}}