{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T00:17:09Z","timestamp":1729642629447,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1109\/ipdps.2006.1639641","type":"proceedings-article","created":{"date-parts":[[2006,7,10]],"date-time":"2006-07-10T15:59:56Z","timestamp":1152547196000},"page":"8 pp.","source":"Crossref","is-referenced-by-count":1,"title":["Performance evaluation of wormhole routed network processor-memory interconnects"],"prefix":"10.1109","author":[{"given":"T.","family":"Kocak","sequence":"first","affiliation":[]},{"given":"J.","family":"Engel","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"year":"2000","key":"13","article-title":"Infiniband architecture specification, rev. 1.0"},{"journal-title":"PCI Express Base Specification Rev 1 0a","year":"2003","key":"14"},{"article-title":"Microstrip-multilayer delay line on printed-circuit board","year":"2003","author":"zhang","key":"11"},{"year":"2005","key":"12","article-title":"HyperTransport Technology Specifications"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/71.877831"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/12.936230"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/71.97897"},{"key":"10","doi-asserted-by":"crossref","first-page":"194","DOI":"10.1145\/871656.859641","article-title":"GOAL: A Load-Balanced Adaptive Routing Algorithm for Torus Networks","author":"singh","year":"2003","journal-title":"Proceedings of the 30th Annual International Symposium on Computer Architecture"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2001.924999"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.1999.797389"},{"key":"5","article-title":"Globally adaptive load-balanced routing on tori","volume":"3","author":"dally","year":"2004","journal-title":"Computer Architecture Letters"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/12.53599"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/2465.2467"},{"key":"8","article-title":"The Cray T3E Network: Adaptive Routing in a High Performance 3D Torus","author":"scott","year":"1996","journal-title":"Proc Hot Interconnects"}],"event":{"name":"Proceedings 20th IEEE International Parallel & Distributed Processing Symposium","start":{"date-parts":[[2006,4,25]]},"location":"Rhodes Island, Greece","end":{"date-parts":[[2006,4,29]]}},"container-title":["Proceedings 20th IEEE International Parallel & Distributed Processing Symposium"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10917\/34366\/01639641.pdf?arnumber=1639641","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,17]],"date-time":"2017-06-17T03:23:02Z","timestamp":1497669782000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1639641\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/ipdps.2006.1639641","relation":{},"subject":[],"published":{"date-parts":[[2006]]}}}