{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:11:24Z","timestamp":1763467884330,"version":"3.28.0"},"reference-count":31,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,4]]},"DOI":"10.1109\/ipdps.2008.4536287","type":"proceedings-article","created":{"date-parts":[[2008,6,6]],"date-time":"2008-06-06T16:44:52Z","timestamp":1212770692000},"page":"1-11","source":"Crossref","is-referenced-by-count":22,"title":["DiCo-CMP: Efficient cache coherency in tiled CMP architectures"],"prefix":"10.1109","author":[{"given":"Alberto","family":"Ros","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Manuel E.","family":"Acacio","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jose M.","family":"Garcia","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1145\/859639.859642"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859640"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.34"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1145\/966747.966750"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2004.1289290"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605420"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ICDCS.2000.840976"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/1088149.1088154"},{"key":"21","doi-asserted-by":"crossref","first-page":"92","DOI":"10.1145\/1105734.1105747","article-title":"multifacet's general execution-driven multiprocessor simulator (gems) toolset","volume":"33","author":"martin","year":"2005","journal-title":"Computer Architecture News"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2003.1206999"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.17"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1145\/209936.209945"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1145\/237090.237140"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/EMPDP.2002.994207"},{"key":"26","first-page":"147","author":"ros","year":"2007","journal-title":"Direct coherence Bringing together performance and scalability in sharedmemory multiprocessors"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1993.698550"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2002.997877"},{"key":"29","first-page":"105","article-title":"power-driven design of router microarchitectures in on-chip networks","author":"wang","year":"2003","journal-title":"Proc 36th Ann IEEE\/ACM Int'l Symp Microarchitecture (Micro 36)"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2003.1183520"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2002.1106014"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.23"},{"key":"1","article-title":"owner prediction for accelerating cache-to-cache transfer misses in cc-numa multiprocessors","author":"acacio","year":"2002","journal-title":"High Performance Computing and Networking SC 99"},{"key":"30","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1109\/ISCA.1995.524546","article-title":"The SPLASH-2 programs: characterization and methodological considerations","author":"woo","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"7","first-page":"5","article-title":"high-performance embedded architecture and compilation roadmap","author":"bosschere","year":"2007","journal-title":"Transactions on HiPEAC I"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/HICSS.1995.375389"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.10"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.53"},{"key":"4","first-page":"282","article-title":"Piranha: a scalable architecture based on single-chip multiprocessing","author":"barroso","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346210"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1978.1675013"}],"event":{"name":"Distributed Processing Symposium (IPDPS)","start":{"date-parts":[[2008,4,14]]},"location":"Miami, FL, USA","end":{"date-parts":[[2008,4,18]]}},"container-title":["2008 IEEE International Symposium on Parallel and Distributed Processing"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4519061\/4536075\/04536287.pdf?arnumber=4536287","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,27]],"date-time":"2024-02-27T05:25:29Z","timestamp":1709011529000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4536287\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,4]]},"references-count":31,"URL":"https:\/\/doi.org\/10.1109\/ipdps.2008.4536287","relation":{},"ISSN":["1530-2075"],"issn-type":[{"type":"print","value":"1530-2075"}],"subject":[],"published":{"date-parts":[[2008,4]]}}}