{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T17:43:23Z","timestamp":1729619003427,"version":"3.28.0"},"reference-count":46,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,4]]},"DOI":"10.1109\/ipdps.2008.4536297","type":"proceedings-article","created":{"date-parts":[[2008,6,6]],"date-time":"2008-06-06T12:44:52Z","timestamp":1212756292000},"page":"1-14","source":"Crossref","is-referenced-by-count":24,"title":["A helper thread based EDP reduction scheme for adapting application execution in CMPs"],"prefix":"10.1109","author":[{"given":"Yang","family":"Ding","sequence":"first","affiliation":[]},{"given":"Mahmut","family":"Kandemir","sequence":"additional","affiliation":[]},{"given":"Padma","family":"Raghavan","sequence":"additional","affiliation":[]},{"given":"Mary Jane","family":"Irwin","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2005.346"},{"key":"35","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2004.10026"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253197"},{"key":"36","article-title":"compiler-directed power density reduction in noc-based multi-core designs","author":"narayanan","year":"2006","journal-title":"Proc IEEE International Symposium on Quality Electronic Design"},{"key":"18","article-title":"adapting application execution to reduced cpu availability","author":"ding","year":"2007","journal-title":"Proceedings of the 11th workshop on Interaction between Compilers and Computer Architectures"},{"key":"33","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2006.1598109"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1145\/1183401.1183426"},{"key":"34","article-title":"dynamic helper threaded prefetching on the sun ultrasparc cmp processor","author":"lu","year":"2005","journal-title":"Proceedings of the 38th annual IEEE\/ACM International Symposium on Microarchitecture"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/99.660313"},{"key":"39","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2002.7"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/1105734.1105745"},{"journal-title":"OpenMP support in Sun","year":"0","author":"copty","key":"14"},{"key":"37","doi-asserted-by":"publisher","DOI":"10.1145\/1127908.1127919"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168893"},{"key":"38","doi-asserted-by":"publisher","DOI":"10.1145\/1272996.1273006"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.15"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1145\/1024393.1024424"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003572"},{"year":"0","key":"43"},{"key":"42","doi-asserted-by":"crossref","DOI":"10.1147\/rd.494.0505","article-title":"power5 system microarchitecture","volume":"49","author":"sinharoy","year":"2005","journal-title":"IBM J Res Dev"},{"key":"41","article-title":"power-aware communication optimization for networks-on-chips with voltage scalable links","author":"shin","year":"2004","journal-title":"Proc Int l Conf Hardware\/Software Codesign and System Synthesis"},{"key":"40","doi-asserted-by":"publisher","DOI":"10.1145\/859654.859657"},{"key":"45","article-title":"a dynamic compilation framework for controlling microprocessor energy and performance","author":"wu","year":"2005","journal-title":"Proc Int Symp Microarchitecture"},{"journal-title":"Contouring A guide to the analysis and display of spacial data","year":"1994","author":"watson","key":"44"},{"key":"46","doi-asserted-by":"crossref","DOI":"10.1109\/HPCA.2002.995706","article-title":"exploiting choice in resizable cache design to optimize deep-submicron processor energy-delay","author":"yang","year":"2002","journal-title":"Proceedings of IEEE International Symposium on High-Performance Computer Architecture"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/4.535411"},{"key":"23","article-title":"chip multiprocessing and the cell broadband engine","author":"gschwind","year":"2006","journal-title":"Proceedings of the ACM Computing Frontiers 2006"},{"key":"24","doi-asserted-by":"crossref","DOI":"10.1109\/MICRO.2007.17","article-title":"a framework for providing quality of service in chip multiprocessors","author":"guo","year":"2007","journal-title":"Proceedings of the 40th Annual IEEE\/ACM Symposium on Microarchitecture"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1002\/(SICI)1096-9128(19981210)10:14<1235::AID-CPE373>3.0.CO;2-Z"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871561"},{"key":"27","article-title":"compile\/run-time support for thread migration","author":"jiang","year":"2002","journal-title":"Proc Symp Parallel and Distributed Processing"},{"article-title":"the openmp implementation of nas parallel benchmarks and its performance","year":"1999","author":"jin","key":"28"},{"journal-title":"Helper thread prefetching for loosely-coupled multiprocessor systems","year":"2006","author":"jung","key":"29"},{"journal-title":"Microsoft Phoenix Academic Program","year":"0","key":"3"},{"journal-title":"Intel Core Duo Processors","year":"0","key":"2"},{"key":"10","first-page":"83","article-title":"Wattch: a framework for architectural-level power analysis and optimizations","author":"brooks","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"journal-title":"Opteron","year":"0","key":"1"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1145\/1095890.1095915"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1007\/BFb0020017"},{"year":"0","key":"6"},{"key":"32","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2006.1598114"},{"year":"0","key":"5"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1109\/CCGRID.2007.96"},{"journal-title":"NAS NPB benchmarks 3 2","year":"0","key":"4"},{"key":"9","article-title":"thousand core chips: a technology perspective","author":"borkar","year":"2007","journal-title":"Proc 40th Annu Conf Design Automation"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/40.782564"}],"event":{"name":"Distributed Processing Symposium (IPDPS)","start":{"date-parts":[[2008,4,14]]},"location":"Miami, FL, USA","end":{"date-parts":[[2008,4,18]]}},"container-title":["2008 IEEE International Symposium on Parallel and Distributed Processing"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4519061\/4536075\/04536297.pdf?arnumber=4536297","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T04:55:19Z","timestamp":1497761719000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4536297\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,4]]},"references-count":46,"URL":"https:\/\/doi.org\/10.1109\/ipdps.2008.4536297","relation":{},"ISSN":["1530-2075"],"issn-type":[{"type":"print","value":"1530-2075"}],"subject":[],"published":{"date-parts":[[2008,4]]}}}