{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,23]],"date-time":"2025-08-23T00:40:11Z","timestamp":1755909611671,"version":"3.44.0"},"reference-count":13,"publisher":"IEEE","license":[{"start":{"date-parts":[[2008,4,1]],"date-time":"2008-04-01T00:00:00Z","timestamp":1207008000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2008,4,1]],"date-time":"2008-04-01T00:00:00Z","timestamp":1207008000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,4]]},"DOI":"10.1109\/ipdps.2008.4536342","type":"proceedings-article","created":{"date-parts":[[2008,6,6]],"date-time":"2008-06-06T12:44:52Z","timestamp":1212756292000},"page":"1-8","source":"Crossref","is-referenced-by-count":3,"title":["Experiences in scaling scientific applications on current-generation quad-core processors"],"prefix":"10.1109","author":[{"given":"Kevin","family":"Barker","sequence":"first","affiliation":[{"name":"Performance and Architecture Lab (PAL), Los Alamos National Laboratory, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kei","family":"Davis","sequence":"additional","affiliation":[{"name":"Performance and Architecture Lab (PAL), Los Alamos National Laboratory, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Adolfy","family":"Hoisie","sequence":"additional","affiliation":[{"name":"Performance and Architecture Lab (PAL), Los Alamos National Laboratory, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Darren","family":"Kerbyson","sequence":"additional","affiliation":[{"name":"Performance and Architecture Lab (PAL), Los Alamos National Laboratory, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mike","family":"Lang","sequence":"additional","affiliation":[{"name":"Performance and Architecture Lab (PAL), Los Alamos National Laboratory, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Scott","family":"Pakin","sequence":"additional","affiliation":[{"name":"Performance and Architecture Lab (PAL), Los Alamos National Laboratory, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jose Carlos","family":"Sancho","sequence":"additional","affiliation":[{"name":"Performance and Architecture Lab (PAL), Los Alamos National Laboratory, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"13","doi-asserted-by":"publisher","DOI":"10.1007\/BF01185653"},{"key":"11","first-page":"19","article-title":"memory bandwidth and machine balance in current high performance computers","author":"mccalpin","year":"1995","journal-title":"IEEE Comp"},{"year":"0","key":"12"},{"journal-title":"VH-1 User's Guide","year":"1999","author":"blondin","key":"3"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/1188455.1188534"},{"key":"1","doi-asserted-by":"crossref","first-page":"1","DOI":"10.13182\/NSE02-A2262","article-title":"a block adaptive mesh refinement algorithm for the neutral particle transport equation","volume":"141","author":"baker","year":"2002","journal-title":"Nuclear Science and Engineering"},{"key":"10","first-page":"198","article-title":"solution of the first-order form of the 3-d discrete ordinates equation on a massively parallel processor","volume":"65","author":"koch","year":"1992","journal-title":"Trans American Nuclear Society"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1177\/109434200001400405"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1088\/1742-6596\/16\/1\/009"},{"key":"5","article-title":"milagro: a parallel implicit monte carlo code for 3-d radiative transfer (u)","author":"evans","year":"1998","journal-title":"Proc of the Nuclear Explosives Code Development Conference"},{"key":"4","first-page":"383","article-title":"speed optimal implementation of a fully relativistic 3d particle push with charge conserving current accumulation on modern processors","author":"bowers","year":"2003","journal-title":"Proc 18th Int Conf Numerical Simul Plasmas"},{"key":"9","article-title":"predictive performance and scalability modeling of a large-scale application","author":"kerbyson","year":"2001","journal-title":"Proc IEEE\/ACM"},{"journal-title":"Product Brief","article-title":"quad-core intel xeon processor 7300 series","year":"2007","key":"8"}],"event":{"name":"2008 IEEE International Parallel & Distributed Processing Symposium (IPDPS)","start":{"date-parts":[[2008,4,14]]},"location":"Miami, FL, USA","end":{"date-parts":[[2008,4,18]]}},"container-title":["2008 IEEE International Symposium on Parallel and Distributed Processing"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4519061\/4536075\/04536342.pdf?arnumber=4536342","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,23]],"date-time":"2025-08-23T00:01:39Z","timestamp":1755907299000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4536342\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,4]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/ipdps.2008.4536342","relation":{},"subject":[],"published":{"date-parts":[[2008,4]]}}}