{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T03:58:36Z","timestamp":1725681516619},"reference-count":23,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,4]]},"DOI":"10.1109\/ipdps.2008.4536353","type":"proceedings-article","created":{"date-parts":[[2008,6,6]],"date-time":"2008-06-06T12:44:52Z","timestamp":1212756292000},"page":"1-8","source":"Crossref","is-referenced-by-count":2,"title":["Design of scalable dense linear algebra libraries for multithreaded architectures: the LU factorization"],"prefix":"10.1109","author":[{"given":"Gregorio","family":"Quintana-Orti","sequence":"first","affiliation":[]},{"given":"Enrique S.","family":"Quintana-Orti","sequence":"additional","affiliation":[]},{"given":"Ernie","family":"Chan","sequence":"additional","affiliation":[]},{"given":"Robert A.","family":"van de Geijn","sequence":"additional","affiliation":[]},{"given":"Field G.","family":"Van Zee","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"year":"0","key":"19"},{"year":"0","key":"22"},{"doi-asserted-by":"publisher","key":"17","DOI":"10.1147\/rd.494.0589"},{"year":"0","key":"23"},{"doi-asserted-by":"publisher","key":"18","DOI":"10.1145\/355841.355847"},{"year":"0","key":"15"},{"year":"1995","author":"ka?agstro?m","journal-title":"GEMM-based level 3 BLAS High-performance model implementations and performance evaluation benchmark","key":"16"},{"doi-asserted-by":"publisher","key":"13","DOI":"10.1145\/1055531.1055534"},{"year":"2003","author":"hennessy","journal-title":"Computer Architecture A Quantitative Approach","key":"14"},{"year":"1996","author":"golub","journal-title":"Matrix Computations","key":"11"},{"doi-asserted-by":"publisher","key":"12","DOI":"10.1145\/504210.504213"},{"year":"0","key":"21"},{"year":"0","key":"3"},{"year":"0","key":"20"},{"year":"0","key":"2"},{"year":"0","key":"1"},{"doi-asserted-by":"publisher","key":"10","DOI":"10.1145\/42288.42291"},{"year":"0","key":"7"},{"year":"0","key":"6"},{"year":"2007","author":"buttari","journal-title":"Parallel tiled QR factorization for multicore architectures","key":"5"},{"year":"2007","author":"buttari","journal-title":"A class of parallel tiled linear algebra algorithms for multicore architectures","key":"4"},{"doi-asserted-by":"publisher","key":"9","DOI":"10.1145\/77626.79170"},{"year":"0","key":"8"}],"event":{"name":"Distributed Processing Symposium (IPDPS)","start":{"date-parts":[[2008,4,14]]},"location":"Miami, FL, USA","end":{"date-parts":[[2008,4,18]]}},"container-title":["2008 IEEE International Symposium on Parallel and Distributed Processing"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4519061\/4536075\/04536353.pdf?arnumber=4536353","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,16]],"date-time":"2017-03-16T13:43:58Z","timestamp":1489671838000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4536353\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,4]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/ipdps.2008.4536353","relation":{},"ISSN":["1530-2075"],"issn-type":[{"type":"print","value":"1530-2075"}],"subject":[],"published":{"date-parts":[[2008,4]]}}}