{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T03:25:44Z","timestamp":1729653944167,"version":"3.28.0"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,4]]},"DOI":"10.1109\/ipdps.2008.4536409","type":"proceedings-article","created":{"date-parts":[[2008,6,6]],"date-time":"2008-06-06T12:44:52Z","timestamp":1212756292000},"page":"1-5","source":"Crossref","is-referenced-by-count":4,"title":["A system-level perspective for efficient NoC design"],"prefix":"10.1109","author":[{"given":"Amit","family":"Kumar","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Niket","family":"Agarwal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Li-Shiuan","family":"Peh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Niraj K.","family":"Jha","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1990.134508"},{"journal-title":"Principles and Practices of Interconnection Networks","year":"2003","author":"dally","key":"2"},{"key":"10","first-page":"294","article-title":"orion: a power-performance simulator for interconnection networks","author":"wang","year":"2002","journal-title":"Proc Int Symp Microarchitecture"},{"key":"1","first-page":"83","article-title":"Wattch: a framework for architectural-level power analysis and optimizations","author":"brooks","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"7","doi-asserted-by":"crossref","DOI":"10.1145\/1105734.1105747","article-title":"multifacet's general execution-driven multiprocessor simulator (gems) toolset. in","author":"martin","year":"2005","journal-title":"Comput Arch News"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250681"},{"journal-title":"Intel From a Few Cores to Many A Tera-Scale Computing Research Overview","year":"2006","key":"5"},{"key":"4","first-page":"141","article-title":"scalable pipelined interconnect for distributed endpoint routing: the sgi spider chip","volume":"4","author":"galles","year":"1996","journal-title":"Proc Hot Interconnects"},{"journal-title":"Simics full system simulator","year":"0","author":"virutech","key":"9"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903268"}],"event":{"name":"Distributed Processing Symposium (IPDPS)","start":{"date-parts":[[2008,4,14]]},"location":"Miami, FL, USA","end":{"date-parts":[[2008,4,18]]}},"container-title":["2008 IEEE International Symposium on Parallel and Distributed Processing"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4519061\/4536075\/04536409.pdf?arnumber=4536409","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T04:55:19Z","timestamp":1497761719000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4536409\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,4]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/ipdps.2008.4536409","relation":{},"ISSN":["1530-2075"],"issn-type":[{"type":"print","value":"1530-2075"}],"subject":[],"published":{"date-parts":[[2008,4]]}}}