{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T04:34:53Z","timestamp":1725770093771},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,4]]},"DOI":"10.1109\/ipdps.2008.4536512","type":"proceedings-article","created":{"date-parts":[[2008,6,6]],"date-time":"2008-06-06T12:44:52Z","timestamp":1212756292000},"page":"1-7","source":"Crossref","is-referenced-by-count":5,"title":["A framework for dynamic 2D placement on FPGAs"],"prefix":"10.1109","author":[{"given":"Christian","family":"Schuck","sequence":"first","affiliation":[]},{"given":"Matthias","family":"Kuhnle","sequence":"additional","affiliation":[]},{"given":"Michael","family":"Hubner","sequence":"additional","affiliation":[]},{"given":"Jurgen","family":"Becker","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Dynamic Reconfiguration On-Demand Real-time Adaptivity in Next Generation Microelectronics","year":"0","author":"becker","key":"17"},{"year":"0","key":"15"},{"journal-title":"Interconnection Networks Enable Fine- Grain Dynamic Multi-Tasking on FPGAs","year":"2002","author":"marescaux","key":"16"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998307"},{"year":"0","key":"14"},{"key":"11","article-title":"an xdl-based busmacro generator for customizable communication interfaces for dynamically and partially reconfigurable systems","author":"claus","year":"2007","journal-title":"Workshop on Reconfigurable Computing Education at ISVLSI"},{"journal-title":"JBits Java based interface for reconfigurable computing","year":"0","author":"guccione","key":"12"},{"year":"0","key":"3"},{"year":"0","key":"2"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1016\/S1383-7621(03)00073-0"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/1016568.1016583"},{"year":"0","key":"7"},{"year":"0","key":"6"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2005.17"},{"journal-title":"Partially Reconfigurable Cores for Xilinx Virtex","year":"2002","author":"dyer","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2006.67"},{"year":"0","key":"8"}],"event":{"name":"Distributed Processing Symposium (IPDPS)","start":{"date-parts":[[2008,4,14]]},"location":"Miami, FL, USA","end":{"date-parts":[[2008,4,18]]}},"container-title":["2008 IEEE International Symposium on Parallel and Distributed Processing"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4519061\/4536075\/04536512.pdf?arnumber=4536512","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,16]],"date-time":"2017-03-16T11:08:08Z","timestamp":1489662488000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4536512\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,4]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/ipdps.2008.4536512","relation":{},"ISSN":["1530-2075"],"issn-type":[{"type":"print","value":"1530-2075"}],"subject":[],"published":{"date-parts":[[2008,4]]}}}