{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T16:05:30Z","timestamp":1725552330022},"reference-count":35,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,4]]},"DOI":"10.1109\/ipdps.2008.4536526","type":"proceedings-article","created":{"date-parts":[[2008,6,6]],"date-time":"2008-06-06T12:44:52Z","timestamp":1212756292000},"page":"1-8","source":"Crossref","is-referenced-by-count":3,"title":["A design flow tailored for self dynamic reconfigurable architecture"],"prefix":"10.1109","author":[{"given":"Fabio","family":"Cancare","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marco D.","family":"Santambrogio","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Donatella","family":"Sciuto","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"article-title":"generalized rad module interface specification of the field programmable port extender (fpx)","year":"2000","author":"taylor","key":"19"},{"key":"35","doi-asserted-by":"publisher","DOI":"10.1109\/92.974899"},{"key":"17","first-page":"844","author":"horta","year":"1993","journal-title":"Dynamic hardware plugins in an fpga with partial run-time reconfigurtion"},{"key":"18","doi-asserted-by":"crossref","first-page":"573","DOI":"10.1145\/337292.337583","article-title":"morphosys: case study of a reconfigurable computing system targeting multimedia applications","author":"singh","year":"2000","journal-title":"Proceedings of the 37th conference on Design automation (DAC00)"},{"key":"33","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISOC.2006.313207"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2005.1568523"},{"key":"34","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISOC.2006.313267"},{"key":"16","article-title":"replica2pro: task relocation by bitstream manipulation in virtex-ii\/pro fpgas","author":"kalte","year":"2006","journal-title":"Proc of the ACM International Conference on Computing Frontiers"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/2.839324"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008189221436"},{"key":"11","article-title":"garp: a mips processor with a reconfigurable coprocessor","author":"hauser","year":"1997","journal-title":"IEEE Symp FPGA s for Custom Computing Machines"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/2.204677"},{"year":"0","key":"21"},{"year":"2007","key":"20","article-title":"technical report ug190, xilinx inc"},{"key":"22","article-title":"a prototyping platform for dynamically reconfigurable system on chip designs","author":"kalte","year":"2002","journal-title":"Proceedings of the IEEE Workshop Heterogeneous reconfigurable Systems on Chip"},{"key":"23","article-title":"exploiting partial dynamic reconfiguration for soc design of complex application on fpga platforms","author":"donato","year":"2005","journal-title":"IFIP VLSI-SOC 2005"},{"journal-title":"Development System Reference Guide","year":"2005","key":"24"},{"journal-title":"Technical Report ug70 Xilinx Inc","year":"2007","key":"25"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/ISSOC.2006.322008"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2005.380"},{"key":"28","article-title":"managing partial dynamic reconfiguration in virtex-ii pro fpgas","author":"habay","year":"2004","journal-title":"Xcell Journal Online"},{"key":"29","first-page":"61","article-title":"partial configuration design and implementation challenges on xilinx virtex fpgas","author":"bobda","year":"2005","journal-title":"ARCS Workshops"},{"year":"2004","key":"3","article-title":"module based or difference based"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2004.1303118"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2004.1303106"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1145\/508352.508353"},{"journal-title":"A self-reconfigurable computing platform hardware architecture","year":"2004","author":"weisensee","key":"30"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2005.1554501"},{"year":"0","key":"6"},{"key":"32","first-page":"2734","article-title":"dynamic reconfigurability in embedded system design","author":"rana","year":"2007","journal-title":"IEEE International Symposium on Circuits and Systems"},{"year":"0","key":"5"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1145\/1016568.1016580"},{"journal-title":"Early Access Partial Reconfiguration Guide","year":"2006","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.99"},{"year":"0","key":"8"}],"event":{"name":"Distributed Processing Symposium (IPDPS)","start":{"date-parts":[[2008,4,14]]},"location":"Miami, FL, USA","end":{"date-parts":[[2008,4,18]]}},"container-title":["2008 IEEE International Symposium on Parallel and Distributed Processing"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4519061\/4536075\/04536526.pdf?arnumber=4536526","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T04:55:16Z","timestamp":1497761716000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4536526\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,4]]},"references-count":35,"URL":"https:\/\/doi.org\/10.1109\/ipdps.2008.4536526","relation":{},"ISSN":["1530-2075"],"issn-type":[{"type":"print","value":"1530-2075"}],"subject":[],"published":{"date-parts":[[2008,4]]}}}