{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T16:31:50Z","timestamp":1725467510509},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,4]]},"DOI":"10.1109\/ipdps.2008.4536527","type":"proceedings-article","created":{"date-parts":[[2008,6,6]],"date-time":"2008-06-06T12:44:52Z","timestamp":1212756292000},"page":"1-8","source":"Crossref","is-referenced-by-count":0,"title":["A hybrid processing element based reconfigurable architecture for hashing algorithms"],"prefix":"10.1109","author":[{"given":"Deepak","family":"Sreedharan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ali","family":"Akoglu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/2.67197"},{"year":"0","key":"14"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/275107.275164"},{"journal-title":"PADDI Programmable arithmetic devices for digital signal processing VLSI Signal Processing IV","year":"1990","author":"chen","key":"12"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296444"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1996.564808"},{"key":"1","article-title":"rapid: reconfigurable pipelined datapath. field-programmable logic: smart applications, new paradigms","author":"ebeling","year":"0","journal-title":"6th Int Workshop on Field-Programmable Logic and Applications"},{"journal-title":"MorphoSys An Integrated Reconfigurable Architecture Proc of the NATO RTO Symposium on System Concepts and Integration","year":"1998","author":"singh","key":"10"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1117\/12.255815"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1999.765937"},{"key":"5","article-title":"architecture and application of a dynamically reconfigurable hardware array for future mobile communication system","author":"becker","year":"2000","journal-title":"Proc FCCM"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/2.612254"},{"key":"9","article-title":"garp: a mips processor with a reconfigurable coprocessor","author":"hauser","year":"1997","journal-title":"Proc IEEE FCCM"},{"key":"8","article-title":"a datapath oriented architecture for fpgas","author":"cherepacha","year":"1994","journal-title":"Proc FPGA"}],"event":{"name":"Distributed Processing Symposium (IPDPS)","start":{"date-parts":[[2008,4,14]]},"location":"Miami, FL, USA","end":{"date-parts":[[2008,4,18]]}},"container-title":["2008 IEEE International Symposium on Parallel and Distributed Processing"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4519061\/4536075\/04536527.pdf?arnumber=4536527","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,16]],"date-time":"2017-03-16T11:12:01Z","timestamp":1489662721000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4536527\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,4]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/ipdps.2008.4536527","relation":{},"ISSN":["1530-2075"],"issn-type":[{"type":"print","value":"1530-2075"}],"subject":[],"published":{"date-parts":[[2008,4]]}}}