{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T08:31:51Z","timestamp":1729672311703,"version":"3.28.0"},"reference-count":32,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,5]]},"DOI":"10.1109\/ipdps.2009.5160990","type":"proceedings-article","created":{"date-parts":[[2009,7,20]],"date-time":"2009-07-20T19:56:45Z","timestamp":1248119805000},"page":"1-12","source":"Crossref","is-referenced-by-count":0,"title":["On reducing misspeculations in a pipelined scheduler"],"prefix":"10.1109","author":[{"given":"R.","family":"Gran","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"E.","family":"Morancho","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Olive","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.M.","family":"Llaberia","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/4.962282"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253202"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1145\/859622.859623"},{"key":"15","first-page":"40","article-title":"an approach for implementing efficient superscalar cisc processors","author":"hu","year":"2006","journal-title":"HPCA"},{"key":"16","first-page":"138","article-title":"understanding scheduling replay schemes","author":"kim","year":"2004","journal-title":"HPCA"},{"key":"13","first-page":"14","article-title":"the optimal logic depth per pipeline stage is 6 to 8 fo4 inverter delays","author":"hrishikesh","year":"2002","journal-title":"ISCA"},{"key":"14","doi-asserted-by":"crossref","first-page":"353","DOI":"10.1145\/1062261.1062319","article-title":"an efficient wakeup design for energy reduction in high-performance superscalar processors","author":"hsiao","year":"2005","journal-title":"Conf on Computing Frontiers"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2006.4380818"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2001.991121"},{"key":"21","first-page":"130","article-title":"superscalar execution with dynamic data forwarding","author":"?nder","year":"1998","journal-title":"PACT"},{"year":"0","key":"20"},{"key":"22","first-page":"418","author":"?nder","year":"2001","journal-title":"Instruction Wake-up in Wide Issue Superscalars"},{"year":"0","key":"23"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2003.1238020"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003589"},{"key":"26","first-page":"43","article-title":"energy-efficient dynamic instruction scheduling logic through instruction grouping","author":"sasaki","year":"2006","journal-title":"ISLPED"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.16"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250704"},{"year":"0","key":"29"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2002.1176236"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.15"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/4.668985"},{"year":"0","key":"1"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605403"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1998.694770"},{"key":"6","first-page":"312","volume":"ics 2001","author":"canal","year":"0","journal-title":"Reducing the Complexity of the Issue Logic"},{"key":"32","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1984.1676375"},{"key":"5","first-page":"327","volume":"ics 2000","author":"canal","year":"0","journal-title":"A Low-Complexity Issue Logic"},{"key":"31","doi-asserted-by":"crossref","first-page":"57","DOI":"10.1145\/360128.360136","article-title":"on pipelining dynamic instruction scheduling logic","author":"stark","year":"2000","journal-title":"Micro"},{"key":"4","first-page":"204","article-title":"select-free instruction scheduling logic","author":"brown","year":"2001","journal-title":"Micro"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/859644.859647"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003560"}],"event":{"name":"Distributed Processing (IPDPS)","start":{"date-parts":[[2009,5,23]]},"location":"Rome, Italy","end":{"date-parts":[[2009,5,29]]}},"container-title":["2009 IEEE International Symposium on Parallel & Distributed Processing"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5136864\/5160846\/05160990.pdf?arnumber=5160990","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,15]],"date-time":"2024-03-15T09:55:11Z","timestamp":1710496511000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5160990\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,5]]},"references-count":32,"URL":"https:\/\/doi.org\/10.1109\/ipdps.2009.5160990","relation":{},"subject":[],"published":{"date-parts":[[2009,5]]}}}