{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T02:19:29Z","timestamp":1725675569114},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,5]]},"DOI":"10.1109\/ipdps.2009.5161013","type":"proceedings-article","created":{"date-parts":[[2009,7,20]],"date-time":"2009-07-20T19:56:45Z","timestamp":1248119805000},"page":"1-12","source":"Crossref","is-referenced-by-count":6,"title":["Core-aware memory access scheduling schemes"],"prefix":"10.1109","author":[{"family":"Zhibin Fang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Xian-He Sun","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Yong Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Surendra","family":"Byna","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"13","article-title":"a performance comparison of dram memory system optimizations for smt processors","author":"zhu","year":"2005","journal-title":"Proceedings of the 11th International Symposium on High-Performance Computer Architecture"},{"year":"0","key":"14"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/216585.216588"},{"key":"12","doi-asserted-by":"crossref","DOI":"10.1145\/360128.360134","article-title":"a permutation-based page interleaving scheme to reduce row-buffer conflicts and exploit data locality","author":"zhang","year":"2000","journal-title":"Proceedings of the 26th Annual International Symposium on Microarchitecture"},{"journal-title":"Parallel Computer Architecture A Hardware\/Software Approach","year":"1998","author":"culler","key":"3"},{"key":"2","article-title":"nas parallel benchmarks","author":"bailey","year":"1994","journal-title":"NAS technique report RNR-94-007"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2006.302747"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346206"},{"key":"7","doi-asserted-by":"crossref","DOI":"10.1145\/1105734.1105747","article-title":"multifacet's general execution-driven multiprocessor simulator (gems) toolset","author":"martin","year":"2005","journal-title":"Computer Architecture News"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"5","article-title":"the openmp implementation of nas parallel benchmarks and its performance","author":"jin","year":"1999","journal-title":"NAS Technical Report"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.1"},{"key":"9","first-page":"128","article-title":"Memory access scheduling","author":"rixner","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.21"}],"event":{"name":"Distributed Processing (IPDPS)","start":{"date-parts":[[2009,5,23]]},"location":"Rome, Italy","end":{"date-parts":[[2009,5,29]]}},"container-title":["2009 IEEE International Symposium on Parallel & Distributed Processing"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5136864\/5160846\/05161013.pdf?arnumber=5161013","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,8]],"date-time":"2021-10-08T21:35:55Z","timestamp":1633728955000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5161013\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,5]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/ipdps.2009.5161013","relation":{},"subject":[],"published":{"date-parts":[[2009,5]]}}}