{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,12]],"date-time":"2025-02-12T05:11:51Z","timestamp":1739337111691,"version":"3.37.0"},"reference-count":21,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,5]]},"DOI":"10.1109\/ipdps.2009.5161213","type":"proceedings-article","created":{"date-parts":[[2009,7,20]],"date-time":"2009-07-20T19:56:45Z","timestamp":1248119805000},"page":"1-8","source":"Crossref","is-referenced-by-count":6,"title":["Modeling reconfiguration in a FPGA with a hardwired network on chip"],"prefix":"10.1109","author":[{"given":"Muhammad Aqeel","family":"Wahlah","sequence":"first","affiliation":[]},{"given":"Kees","family":"Goossens","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"year":"0","key":"19"},{"key":"17","article-title":"undisrupted quality-of-service during reconfiguration of multiple applications in networks on chip","author":"hansson","year":"2007","journal-title":"DATE"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1155\/2007\/68432"},{"key":"15","article-title":"an efficient on-chip network interface offering guaranteed services, shared-memory abstraction, and flexible network programming","volume":"24","author":"ra?dulescu","year":"2005","journal-title":"IEEE TCAD"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2007.45"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2007.31"},{"year":"0","key":"14"},{"key":"11","doi-asserted-by":"crossref","DOI":"10.1145\/1016568.1016580","article-title":"padreh - a framework for the design and implementation of dynamically and partially reconfigurable systems","author":"carvalho","year":"2004","journal-title":"SBCCI"},{"year":"0","key":"12"},{"journal-title":"Virtex-4 configuration guide","year":"0","key":"21"},{"key":"3","article-title":"hardwired networks on chip in fpgas to unify data and configuration interconnects","author":"goossens","year":"2008","journal-title":"NoCS"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.11"},{"journal-title":"Stratix Data Sheet","year":"2005","key":"2"},{"journal-title":"Virtex-4 Data Sheets","year":"2005","key":"1"},{"year":"0","key":"10"},{"year":"0","key":"7"},{"key":"6","article-title":"support for partial run-time reconfiguration of platform fpgas","volume":"52","author":"silva","year":"2006","journal-title":"J Syst Arch Euromicro J"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/1455229.1455231"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.99"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364577"},{"year":"0","key":"8"}],"event":{"name":"Distributed Processing (IPDPS)","start":{"date-parts":[[2009,5,23]]},"location":"Rome, Italy","end":{"date-parts":[[2009,5,29]]}},"container-title":["2009 IEEE International Symposium on Parallel & Distributed Processing"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5136864\/5160846\/05161213.pdf?arnumber=5161213","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,11]],"date-time":"2025-02-11T05:34:23Z","timestamp":1739252063000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5161213\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,5]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/ipdps.2009.5161213","relation":{},"subject":[],"published":{"date-parts":[[2009,5]]}}}