{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T20:56:38Z","timestamp":1729630598979,"version":"3.28.0"},"reference-count":25,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,5]]},"DOI":"10.1109\/ipdps.2009.5161217","type":"proceedings-article","created":{"date-parts":[[2009,7,20]],"date-time":"2009-07-20T15:56:45Z","timestamp":1248105405000},"page":"1-8","source":"Crossref","is-referenced-by-count":10,"title":["A low cost and adaptable routing network for reconfigurable systems"],"prefix":"10.1109","author":[{"given":"Ricardo","family":"Ferreira","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marcone","family":"Laure","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Antonio C.","family":"Beck","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Thiago Lo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mateus","family":"Rutzig","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luigi","family":"Carro","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","first-page":"279","article-title":"parallel routing algorithms in benesclos networks","author":"lee","year":"1996","journal-title":"NFOCOM '96 Fifteenth Annual Joint Conference of the IEEE Computer Societies Networking the Next Generation Proceedings IEEE"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1145\/1273440.1250679"},{"key":"18","doi-asserted-by":"crossref","first-page":"206","DOI":"10.1145\/341800.341824","article-title":"compact, multilayer layout for butterfly fattree","author":"dehon","year":"2000","journal-title":"SPAA '00 Proceedings of the twelfth annual ACM symposium on Parallel algorithms and architectures"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1145\/1185347.1185351"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2004.08.001"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/12.481490"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/12.177307"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/12.869334"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/12.16509"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2007.370370"},{"key":"20","doi-asserted-by":"crossref","first-page":"33","DOI":"10.1145\/611817.611824","article-title":"hardware-assisted simulated annealing with application for fast fpga placement","author":"wrighton","year":"2003","journal-title":"Proceedings of the 2003 ACM\/SIGDA eleventh international symposium on Field programmable gate arrays - FPGA 03 FPGA 03"},{"key":"22","first-page":"126","article-title":"exploring compact design on high throughput coarse grained reconfigurable architectures","author":"tanigawa","year":"2008","journal-title":"FPL '08 Proceedings of the International Workshop on Field-Programmable Logic"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403669"},{"key":"24","first-page":"3","article-title":"mibench: a free, commercially representative embedded benchmark suite","author":"guthaus","year":"2001","journal-title":"WWC '01 Proceedings of the Workload Characterization 2001 WWC-4"},{"journal-title":"Leonardo Spectrum","year":"0","key":"25"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1975.224157"},{"journal-title":"Mathematical Theory of Connecting Networks and Telephone Traffic","year":"1965","author":"benes","key":"2"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/12.324560"},{"article-title":"reconfigurable accelerators","year":"1996","author":"dehon","key":"1"},{"key":"7","doi-asserted-by":"crossref","first-page":"277","DOI":"10.1007\/s11227-006-4670-0","article-title":"a novel multistage network architecture with multicast and broadcast capability","volume":"35","author":"tian","year":"2006","journal-title":"The Journal of Supercomputing"},{"year":"0","key":"6"},{"key":"5","first-page":"694","article-title":"on a class of multistage interconnection networks","volume":"29","author":"wu","year":"1980","journal-title":"IEEE Trans Comput"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TNET.2007.899061"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1981.1675791"},{"journal-title":"Parallel System Communications and Interconnections","year":"1999","author":"kraetzl","key":"8"}],"event":{"name":"Distributed Processing (IPDPS)","start":{"date-parts":[[2009,5,23]]},"location":"Rome, Italy","end":{"date-parts":[[2009,5,29]]}},"container-title":["2009 IEEE International Symposium on Parallel & Distributed Processing"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5136864\/5160846\/05161217.pdf?arnumber=5161217","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T18:06:56Z","timestamp":1497809216000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5161217\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,5]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/ipdps.2009.5161217","relation":{},"subject":[],"published":{"date-parts":[[2009,5]]}}}