{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T07:28:28Z","timestamp":1729668508471,"version":"3.28.0"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,5]]},"DOI":"10.1109\/ipdps.2009.5161225","type":"proceedings-article","created":{"date-parts":[[2009,7,20]],"date-time":"2009-07-20T19:56:45Z","timestamp":1248119805000},"page":"1-8","source":"Crossref","is-referenced-by-count":4,"title":["Evaluation of a multicore reconfigurable architecture with variable core sizes"],"prefix":"10.1109","author":[{"given":"Vu Manh","family":"Tuan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Naohiro Katsura","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Hiroki Matsutani","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hideharu","family":"Amano","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","article-title":"a dynamically reconfigurable architecture for stream processing","author":"toshiba","year":"2007","journal-title":"Tutorial at ICFPT'07"},{"key":"2","article-title":"a 90nm embedded dram single chip lsi with a 3d graphics, h.264 codec engine, and a reconfigurable processor","volume":"16","author":"kurose","year":"2004","journal-title":"Proc ofHot Chips"},{"key":"10","first-page":"393","article-title":"flexibile engine: a dynamic reconfigurable accelerator with high performance and low power consumption","author":"komada","year":"2006","journal-title":"COOL Chips IX"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1093\/ietcom\/e89-b.12.3179"},{"key":"7","article-title":"a dynamically reconfigurable processor architecture","author":"motomura","year":"2002","journal-title":"Microprocessor Forum"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-46117-5_82"},{"key":"5","doi-asserted-by":"crossref","first-page":"2312","DOI":"10.1093\/ietisy\/e91-d.9.2312","article-title":"a mapping method for multi-process execution on dynamically reconfigurable processors","volume":"e91 d","author":"tuan","year":"2008","journal-title":"IEEE Trans Information Systems"},{"key":"4","article-title":"reconfigurable architecture for car tuners","author":"sanyo","year":"2007","journal-title":"Tutorial at ICFPT'07"},{"key":"9","first-page":"182","article-title":"chip-based reconfigurable task management","author":"brebner","year":"2001","journal-title":"Proc of FPL'01"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2004.1303106"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"}],"event":{"name":"Distributed Processing (IPDPS)","start":{"date-parts":[[2009,5,23]]},"location":"Rome, Italy","end":{"date-parts":[[2009,5,29]]}},"container-title":["2009 IEEE International Symposium on Parallel & Distributed Processing"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5136864\/5160846\/05161225.pdf?arnumber=5161225","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T22:06:45Z","timestamp":1497823605000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5161225\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,5]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/ipdps.2009.5161225","relation":{},"subject":[],"published":{"date-parts":[[2009,5]]}}}