{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,21]],"date-time":"2025-06-21T11:26:51Z","timestamp":1750505211197,"version":"3.28.0"},"reference-count":29,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,4]]},"DOI":"10.1109\/ipdps.2010.5470352","type":"proceedings-article","created":{"date-parts":[[2010,6,2]],"date-time":"2010-06-02T16:25:07Z","timestamp":1275495907000},"page":"1-12","source":"Crossref","is-referenced-by-count":19,"title":["Adapting cache partitioning algorithms to pseudo-LRU replacement policies"],"prefix":"10.1109","author":[{"given":"Kamil","family":"Kedzierski","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Miquel","family":"Moreto","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Francisco J.","family":"Cazorla","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mateo","family":"Valero","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1269899.1254886"},{"key":"ref11","article-title":"Fair cache sharing and partitioning in a chip multiprocessor architecture","author":"kim","year":"2004","journal-title":"PACT"},{"key":"ref12","article-title":"Balancing throughput and fairness in smt processors","author":"luo","year":"2001","journal-title":"ISPASS"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1147\/sj.92.0078"},{"key":"ref14","doi-asserted-by":"crossref","DOI":"10.1145\/1531793.1531806","article-title":"FlexDCP: a QoS framework for CMP architectures","author":"moreto","year":"2009","journal-title":"ACM SIGOPS Operating System Review Special Issue on the Interaction among the OS Compilers and Multicore Processors"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-77560-7_23"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/40.768496"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250671"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.43"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/781027.781076"},{"year":"2007","key":"ref28"},{"article-title":"Implementation of a pseudo-LRU algorithm in a partitioned cache","year":"0","author":"chen","key":"ref4"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1023\/B:SUPE.0000014800.27383.8f"},{"key":"ref3","article-title":"Hundreds of cores: Scaling to tera-scale architecture","author":"borkar","year":"2006","journal-title":"Intel Developer Forum"},{"key":"ref6","article-title":"Power efficiency for variation-tolerant multicore processors","author":"donald","year":"2006","journal-title":"ISLPED"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/1024393.1024415"},{"key":"ref5","article-title":"Dynamic cache partitioning via columnization","author":"chiou","year":"2000","journal-title":"DAC"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1147\/rd.516.0639"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.17"},{"year":"0","key":"ref2"},{"key":"ref9","article-title":"Microarchitecture-level power-performance simulators: Modeling, validation and impact on design. tutorial","author":"hu","year":"2003","journal-title":"Micro"},{"year":"0","key":"ref1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.14"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.49"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.5"},{"key":"ref24","first-page":"3","article-title":"A dynamically reconfigurable cache for multithreaded processors","volume":"1","author":"settle","year":"2005","journal-title":"Journal of Embedded Computing"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1152154.1152160"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2002.995703"},{"key":"ref25","article-title":"Symbiotic job scheduling with priorities for a simultaneous multithreaded processor","author":"snavely","year":"2000","journal-title":"ASPLOS"}],"event":{"name":"2010 IEEE International Symposium on Parallel & Distributed Processing (IPDPS)","start":{"date-parts":[[2010,4,19]]},"location":"Atlanta, GA","end":{"date-parts":[[2010,4,23]]}},"container-title":["2010 IEEE International Symposium on Parallel & Distributed Processing (IPDPS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5465899\/5470342\/05470352.pdf?arnumber=5470352","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T04:58:35Z","timestamp":1497848315000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5470352\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,4]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/ipdps.2010.5470352","relation":{},"subject":[],"published":{"date-parts":[[2010,4]]}}}