{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T16:51:52Z","timestamp":1782924712653,"version":"3.54.5"},"reference-count":31,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,5,25]],"date-time":"2026-05-25T00:00:00Z","timestamp":1779667200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,5,25]],"date-time":"2026-05-25T00:00:00Z","timestamp":1779667200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,5,25]]},"DOI":"10.1109\/ipdps65963.2026.00045","type":"proceedings-article","created":{"date-parts":[[2026,6,30]],"date-time":"2026-06-30T20:55:16Z","timestamp":1782852916000},"page":"433-444","source":"Crossref","is-referenced-by-count":0,"title":["COMPAT: A Compression Framework with Fine-Grain and Object-Level Compression Units"],"prefix":"10.1109","author":[{"given":"Qi","family":"Shao","sequence":"first","affiliation":[{"name":"Chalmers University of Technology,Gothenburg,Sweden"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Per","family":"Stenstr\u00f6m","sequence":"additional","affiliation":[{"name":"Chalmers University of Technology,Gothenburg,Sweden"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3582016.3582063"},{"key":"ref2","article-title":"Frequent pattern compression: A significance-based compression scheme for l2 caches","author":"Alameldeen","year":"2004"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2020989"},{"key":"ref4","first-page":"377","article-title":"Base-delta-immediate compression: Practical data compression for on-chip caches","volume-title":"2012 21st International Conference on Parallel Architectures and Compilation Techniques (PACT)","author":"Pekhimenko"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853231"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830823"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA53966.2022.00085"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.37"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00080"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.6"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1147\/rd.452.0303"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1944862.1944876"},{"key":"ref13","first-page":"489","article-title":"Linearly compressed pages: A main memory compression framework with low complexity and low latency","volume-title":"2012 21st International Conference on Parallel Architectures and Compilation Techniques (PACT)","author":"Pekhimenko"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2808233"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3151033"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3203217.3203235"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00051"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/3445814.3446722"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3559009.3569653"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304006"},{"key":"ref21","first-page":"742","article-title":"Enabling transparent memory-compression for commodity memory systems","volume-title":"2019 IEEE International Symposium on High Performance Computer Architecture (HPCA)","author":"Al Maruf"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA57654.2024.00080"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cds.2019.0443"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1117\/12.2257658"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/378995.379235"},{"key":"ref26","first-page":"180","volume-title":"The xor cache: A catalyst for compression","author":"Pan","year":"2025"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/12.381947"},{"key":"ref28","article-title":"The gem5 simulator: Version 20.0+","author":"Lowe-Power","year":"2020"},{"key":"ref29","article-title":"heaptrack","author":"Wolff","year":"2024"},{"key":"ref30","first-page":"28","article-title":"Cacti 6.0: A tool to model large caches","volume":"27","author":"Muralimanohar","year":"2009","journal-title":"HP laboratories"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/144965.145006"}],"event":{"name":"2026 IEEE International Parallel and Distributed Processing Symposium (IPDPS)","location":"New Orleans, LA, USA","start":{"date-parts":[[2026,5,25]]},"end":{"date-parts":[[2026,5,29]]}},"container-title":["2026 IEEE International Parallel and Distributed Processing Symposium (IPDPS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11575315\/11575316\/11575383.pdf?arnumber=11575383","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T16:07:54Z","timestamp":1782922074000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11575383\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,5,25]]},"references-count":31,"URL":"https:\/\/doi.org\/10.1109\/ipdps65963.2026.00045","relation":{},"subject":[],"published":{"date-parts":[[2026,5,25]]}}}