{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,13]],"date-time":"2026-06-13T21:32:05Z","timestamp":1781386325552,"version":"3.54.1"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,4]]},"DOI":"10.1109\/ipdpsw.2010.5470682","type":"proceedings-article","created":{"date-parts":[[2010,5,28]],"date-time":"2010-05-28T14:25:42Z","timestamp":1275056742000},"page":"1-4","source":"Crossref","is-referenced-by-count":9,"title":["Performance modeling of heterogeneous systems"],"prefix":"10.1109","author":[{"given":"Jan Christian","family":"Meyer","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Anne Cathrine","family":"Elster","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","first-page":"13","article-title":"A Bridging Model for Multi-core Computing","volume":"5193","author":"valiant","year":"2008","journal-title":"LNCS"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/BFb0024720"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1093\/acprof:oso\/9780198529392.001.0001"},{"key":"ref13","doi-asserted-by":"crossref","DOI":"10.1145\/1360612.1360618","article-title":"BSGP: Bulk-Synchronous GPU Programming","author":"hou","year":"2008","journal-title":"SIGGRAPH"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/CCGrid.2004.1336594"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/S0167-8191(98)00093-3"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/173284.155333","article-title":"LogP: Towards a Realistic Model of Parallel Computation","volume":"28","author":"culler","year":"1993","journal-title":"ACM SIGPLAN Notices"},{"key":"ref6","first-page":"786","article-title":"Latency Impact on SpinLock Algorithms for Modern Shared Memory Multiprocessors","author":"meyer","year":"0","journal-title":"Proceedings of CISIS 2008 Technical University of Catalonia"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/103727.103729"},{"key":"ref8","first-page":"13","article-title":"BSP as a Performance Predictor on Heterogeneous Interconnect Platforms","author":"meyer","year":"0","journal-title":"Proceedings of 9thIntl Workshop on State of the Art in Scientific Computing (PARA 2008)"},{"key":"ref7","first-page":"197","article-title":"Latency Impact on SpinLock Algorithms for Modern Shared Memory Multiprocessors","volume":"9","author":"meyer","year":"2008","journal-title":"SCPE"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/79173.79181"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2009.372"},{"key":"ref9","first-page":"23","article-title":"A Super-Efficient Adaptable BitReversal Algorithm for Multithreaded Architectures","author":"elster","year":"0","journal-title":"Proc IEEE-IPDPS 2009"}],"event":{"name":"Distributed Processing, Workshops and Phd Forum (IPDPSW)","location":"Atlanta, GA, USA","start":{"date-parts":[[2010,4,19]]},"end":{"date-parts":[[2010,4,23]]}},"container-title":["2010 IEEE International Symposium on Parallel & Distributed Processing, Workshops and Phd Forum (IPDPSW)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5465895\/5470678\/05470682.pdf?arnumber=5470682","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T04:48:46Z","timestamp":1497847726000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5470682\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,4]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/ipdpsw.2010.5470682","relation":{},"subject":[],"published":{"date-parts":[[2010,4]]}}}