{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,22]],"date-time":"2025-02-22T05:26:19Z","timestamp":1740201979381,"version":"3.37.3"},"reference-count":22,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,4]]},"DOI":"10.1109\/ipdpsw.2010.5470743","type":"proceedings-article","created":{"date-parts":[[2010,5,28]],"date-time":"2010-05-28T18:25:42Z","timestamp":1275071142000},"page":"1-8","source":"Crossref","is-referenced-by-count":3,"title":["TLP and ILP exploitation through a reconfigurable multiprocessor system"],"prefix":"10.1109","author":[{"given":"Mateus B","family":"Rutzig","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Felipe","family":"Madruga","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marco A","family":"Alves","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Henrique","family":"Cota","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Antonio C S","family":"Beck","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nicolas","family":"Maillard","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Philippe","family":"Navaux","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luigi","family":"Carro","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2008.4629948"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/WWC.2001.990739"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"99","DOI":"10.1109\/PACT.2005.17","article-title":"Design and Implementation of a Compiler Framework for Helper Threading on Multi-core Processors","author":"song","year":"2005","journal-title":"Proceedings of the 14th international Conference on Parallel Architectures and Compilation Techniques (September 17 – 21 2005)"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/40.540"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/40.491460"},{"year":"0","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/508352.508353"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"10","DOI":"10.1145\/1577129.1577133","article-title":"How to simulate 1000 cores","volume":"37","author":"monchiero","year":"2009","journal-title":"SIGARCH Comput Archit News"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"ref19","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1109\/ISCA.1995.524546","article-title":"The SPLASH-2 programs: characterization and methodological considerations","author":"woo","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1023\/A:1024499601571"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.2200\/S00093ED1V01Y200707CAC003"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1997.624600"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/12.931895"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1289816.1289841"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"659","DOI":"10.1145\/996566.1142986","article-title":"Warp Processors","author":"lysecky","year":"2004","journal-title":"Proceedings of the 41 st Annual Conference on Design Automation DAC '04"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2134243.2134253"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/106973.106991"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1353610.1353618"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-00641-8_13"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/EMPDP.2005.41"}],"event":{"name":"Distributed Processing, Workshops and Phd Forum (IPDPSW 2010)","start":{"date-parts":[[2010,4,19]]},"location":"Atlanta, GA","end":{"date-parts":[[2010,4,23]]}},"container-title":["2010 IEEE International Symposium on Parallel & Distributed Processing, Workshops and Phd Forum (IPDPSW)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5465895\/5470678\/05470743.pdf?arnumber=5470743","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:32:20Z","timestamp":1740133940000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5470743\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,4]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/ipdpsw.2010.5470743","relation":{},"subject":[],"published":{"date-parts":[[2010,4]]}}}