{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,3]],"date-time":"2025-07-03T14:32:54Z","timestamp":1751553174710},"reference-count":24,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,4]]},"DOI":"10.1109\/ipdpsw.2010.5470745","type":"proceedings-article","created":{"date-parts":[[2010,5,28]],"date-time":"2010-05-28T18:25:42Z","timestamp":1275071142000},"page":"1-8","source":"Crossref","is-referenced-by-count":5,"title":["A low-energy approach for context memory in reconfigurable systems"],"prefix":"10.1109","author":[{"given":"Thiago","family":"Berticelli Lo","sequence":"first","affiliation":[]},{"given":"Antonio Carlos S.","family":"Beck","sequence":"additional","affiliation":[]},{"given":"Mateus Beck","family":"Rutzig","sequence":"additional","affiliation":[]},{"given":"Luigi","family":"Carro","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","article-title":"Dynamic overlay of scratch-pad memory for energy minimization","author":"verma","year":"2004","journal-title":"International Conference on Hardware\/Software Codesign and System Synthesis(CODES+ISSS) (Stockholm Sweden)"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"206","DOI":"10.1145\/313817.313927","article-title":"Selective instruction compression for memory energy reduction in embedded systems","author":"benini","year":"1999","journal-title":"Proceedings 1999 International Symposium on Low Power Electronics and Design (Cat No 99TH8477) LPE"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1997.624600"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1999.765937"},{"key":"ref14","article-title":"PipeRech: A virtualized programmable datapath in 0.18 micron technology","author":"schmit","year":"2002","journal-title":"Proc 24th IEEE Custom IntegratedCircuits Conf (CICC)"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296444"},{"key":"ref16","article-title":"MorphoSys: An Integrated Reconfigurable Architecture","author":"singh","year":"1998","journal-title":"Proceedings of the NATO RTO Symp on System Concepts and Integration"},{"key":"ref17","article-title":"RaPiD: Reconfigurable Pipelined Datapath","author":"ebeling","year":"1996","journal-title":"Proc FPL'96 Darmstadt"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.9"},{"key":"ref19","article-title":"Power-Conscious Configuration Cache Structure and Code Mapping for Coarse-Grained Reconfigurable Architecture","author":"kim","year":"2006","journal-title":"Proc of Int Symp on Low Power Electronics and Design"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2002.1047742"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/502217.502235"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/508352.508353"},{"journal-title":"Customizable Embedded Processors Design Technologies and Applications","year":"2006","author":"ienne","key":"ref5"},{"key":"ref8","article-title":"Energy Benefits of a Configurable Line Size Cache for Embedded Systems","author":"zhang","year":"2003","journal-title":"Proc of IEEE Computer Society Annual Symposium on VLSI (ISVLSI)"},{"key":"ref7","article-title":"Transparent Reconfigurable Acceleration for Heterogeneous Embedded Applications","author":"beck","year":"2008","journal-title":"Design Automation and Test in Europe"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2004.837627"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.56"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1283780.1283860"},{"key":"ref20","first-page":"395","article-title":"Dynamically Compressible Context Architecture for Low Power Coarse-Grained Reconfigurable Array","author":"kim","year":"2007","journal-title":"Proc IEEE International Conference on Computer Design (ICCD)"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/WWC.2001.990739"},{"key":"ref21","doi-asserted-by":"crossref","first-page":"239","DOI":"10.1145\/263272.263342","article-title":"Analysis of power consumption in memory hierarchies","author":"hicks","year":"1997","journal-title":"Proceedings of 1997 International Symposium on Low Power Electronics and Design LPE"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/1210268.1210274"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.33"}],"event":{"name":"2010 IEEE International Symposium on Parallel & Distributed Processing, Workshops and Phd Forum (IPDPSW 2010)","start":{"date-parts":[[2010,4,19]]},"location":"Atlanta, GA","end":{"date-parts":[[2010,4,23]]}},"container-title":["2010 IEEE International Symposium on Parallel & Distributed Processing, Workshops and Phd Forum (IPDPSW)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5465895\/5470678\/05470745.pdf?arnumber=5470745","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T08:48:47Z","timestamp":1497862127000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5470745\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,4]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/ipdpsw.2010.5470745","relation":{},"subject":[],"published":{"date-parts":[[2010,4]]}}}