{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T02:39:23Z","timestamp":1725763163095},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,4]]},"DOI":"10.1109\/ipdpsw.2010.5470747","type":"proceedings-article","created":{"date-parts":[[2010,5,28]],"date-time":"2010-05-28T18:25:42Z","timestamp":1275071142000},"page":"1-8","source":"Crossref","is-referenced-by-count":15,"title":["High-level synthesis techniques for in-circuit assertion-based verification"],"prefix":"10.1109","author":[{"given":"John","family":"Curreri","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Greg","family":"Stitt","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alan D.","family":"George","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2007.38"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2008.4479731"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2008.4629950"},{"journal-title":"ChipScope pro 10 1 software and cores user guide","year":"2008","key":"ref13"},{"journal-title":"Design Debugging Using the SignalTap II Embedded Logic Analyzer","year":"2009","key":"ref14"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"228","DOI":"10.1109\/FPGA.2003.1227258","article-title":"Source level debugger for the sea cucumber synthesizing compiler","author":"hemmert","year":"2003","journal-title":"Field-Programmable Custom Computing Machines 2003 FCCM 2003 11th Annual IEEE Symposium on"},{"journal-title":"Synthesis and Optimization of Digital Circuits","year":"1994","author":"micheli","key":"ref16"},{"journal-title":"XD1000 FPGA coprocessor module for socket 940","year":"0","key":"ref17"},{"journal-title":"Data Encryption Standard (DES)","year":"1999","key":"ref18"},{"journal-title":"ImpulseC accelerated technologies","article-title":"Codeveloper's users guide","year":"2008","key":"ref4"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2005.110"},{"journal-title":"System Verilog 3 1a Language Reference Manual","year":"2004","key":"ref6"},{"journal-title":"The GNU C Library Reference Manual","year":"2009","key":"ref5"},{"journal-title":"PSL Language Reference Manual Ver 1 1","year":"2004","key":"ref8"},{"journal-title":"OVL open verification library manual ver 2 4","year":"2009","key":"ref7"},{"journal-title":"Practical FPGA Programming in C","year":"2005","author":"pellerin","key":"ref2"},{"year":"2008","key":"ref1","article-title":"Mindshare vs. marketshare"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MEMCOD.2005.1487886"}],"event":{"name":"Distributed Processing, Workshops and Phd Forum (IPDPSW)","start":{"date-parts":[[2010,4,19]]},"location":"Atlanta, GA, USA","end":{"date-parts":[[2010,4,23]]}},"container-title":["2010 IEEE International Symposium on Parallel & Distributed Processing, Workshops and Phd Forum (IPDPSW)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5465895\/5470678\/05470747.pdf?arnumber=5470747","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T08:48:46Z","timestamp":1497862126000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5470747\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,4]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/ipdpsw.2010.5470747","relation":{},"subject":[],"published":{"date-parts":[[2010,4]]}}}