{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,22]],"date-time":"2025-02-22T05:26:11Z","timestamp":1740201971468,"version":"3.37.3"},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,4]]},"DOI":"10.1109\/ipdpsw.2010.5470764","type":"proceedings-article","created":{"date-parts":[[2010,5,28]],"date-time":"2010-05-28T18:25:42Z","timestamp":1275071142000},"page":"1-7","source":"Crossref","is-referenced-by-count":0,"title":["Restructuring parallel loops to curb false sharing on multicore architectures"],"prefix":"10.1109","author":[{"given":"Santosh","family":"Sarangkar","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Apan","family":"Qasem","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2003.1195407"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/224538.224564"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-39707-6_5"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/12.752655"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/800015.808204"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2002.10040"},{"key":"ref16","article-title":"Improving performance with integrated program transformations","author":"qasem","year":"2003","journal-title":"Technical Report CS-TR03–419 Dept of Computer Science"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"229","DOI":"10.1145\/1504176.1504210","article-title":"Effective performance measurement and analysis of multithreaded applications","author":"tallent","year":"2009","journal-title":"PPoPP '09 Proceedings of the 14th ACM SIGPLAN symposium on Principles and practice of parallel program-ming"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/12.286299"},{"key":"ref19","article-title":"The synchronized pipelined parallelism model","author":"vadlamani","year":"2004","journal-title":"The 16th lASTED International Conference on Parallel and Distributed Computing and Systems"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/305138.305245"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1543135.1542488"},{"key":"ref6","first-page":"377","article-title":"Eliminating false sharing","volume":"i","author":"eggers","year":"1991","journal-title":"International Conference on Parallel Processing"},{"key":"ref5","doi-asserted-by":"crossref","DOI":"10.1145\/207110.207162","article-title":"Tile size selection using cache organization","author":"coleman","year":"1995","journal-title":"Proc Conf Programming Language Design and Implementation (PLDI 91)"},{"key":"ref8","first-page":"179","article-title":"Reducing false sharing on shared memory multiprocessors through compile time data transformations","author":"jeremiassen","year":"1995","journal-title":"PPOPP '95 Proceedings of the fifth ACM SIGPLAN symposium on Principles and practice of parallel programming"},{"key":"ref7","article-title":"Implementation of a fully-balanced periodic tridiagonal solver on a parallel distributed memory architecture","author":"eidson","year":"1994","journal-title":"Technical Report TR-94–37 Institute for Computer Application in Science and Engineering"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/209937.209954"},{"article-title":"Optimizing Compilers for Modern Architectures","year":"2002","author":"allen","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454146"},{"key":"ref20","doi-asserted-by":"crossref","first-page":"318","DOI":"10.1007\/978-3-540-73940-1_33","article-title":"Latencies of Conflicting Writes on Contemporary Multicore Architectures","author":"weidendorfer","year":"2007","journal-title":"Lecture Notes in Computer Science 4671"}],"event":{"name":"Distributed Processing, Workshops and Phd Forum (IPDPSW 2010)","start":{"date-parts":[[2010,4,19]]},"location":"Atlanta, GA","end":{"date-parts":[[2010,4,23]]}},"container-title":["2010 IEEE International Symposium on Parallel & Distributed Processing, Workshops and Phd Forum (IPDPSW)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5465895\/5470678\/05470764.pdf?arnumber=5470764","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:32:23Z","timestamp":1740133943000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5470764\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,4]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/ipdpsw.2010.5470764","relation":{},"subject":[],"published":{"date-parts":[[2010,4]]}}}