{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T06:24:15Z","timestamp":1730269455681,"version":"3.28.0"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,4]]},"DOI":"10.1109\/ipdpsw.2010.5470769","type":"proceedings-article","created":{"date-parts":[[2010,5,28]],"date-time":"2010-05-28T14:25:42Z","timestamp":1275056742000},"page":"1-8","source":"Crossref","is-referenced-by-count":0,"title":["A framework for FPGA functional units in high performance computing"],"prefix":"10.1109","author":[{"given":"Andreas","family":"Koltes","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"John T.","family":"O'Donnell","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"A flexible architecture framework for FPGA based coprocessors","year":"2008","author":"koltes","key":"ref4"},{"key":"ref3","volume":"1","author":"device handbook","year":"2008","journal-title":"Altera Corporation"},{"key":"ref10","first-page":"172","article-title":"A high performance microar chitecture with hardware programmable functional units","author":"razdan","year":"1994","journal-title":"Proc 27th Ann Symp Microarchitecture"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/342001.339687"},{"key":"ref11","first-page":"124","article-title":"Functional microprogramming for a data parallel architecture","author":"o'donnell","year":"1988","journal-title":"Proc 1988 Glasgow Workshop on Functional Programming Department of Computing Science University of Glasgow"},{"key":"ref5","first-page":"151","article-title":"An implementation framework for runtime reconfigurable systems","author":"eisenring","year":"2000","journal-title":"2nd Intl Workshop on Engineering of Reconfigurable Hardware\/Software Objects (ENREGLE)"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/2.204677"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1995.477415"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20045086"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1994.315596"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/508352.508353"}],"event":{"name":"Distributed Processing, Workshops and Phd Forum (IPDPSW)","start":{"date-parts":[[2010,4,19]]},"location":"Atlanta, GA, USA","end":{"date-parts":[[2010,4,23]]}},"container-title":["2010 IEEE International Symposium on Parallel & Distributed Processing, Workshops and Phd Forum (IPDPSW)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5465895\/5470678\/05470769.pdf?arnumber=5470769","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,19]],"date-time":"2017-03-19T01:54:42Z","timestamp":1489888482000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5470769\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,4]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/ipdpsw.2010.5470769","relation":{},"subject":[],"published":{"date-parts":[[2010,4]]}}}