{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T05:52:44Z","timestamp":1747806764778},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,4]]},"DOI":"10.1109\/ipdpsw.2010.5470770","type":"proceedings-article","created":{"date-parts":[[2010,5,28]],"date-time":"2010-05-28T14:25:42Z","timestamp":1275056742000},"page":"1-8","source":"Crossref","is-referenced-by-count":13,"title":["Performance study of mapping irregular computations on GPUs"],"prefix":"10.1109","author":[{"given":"Steven","family":"Solomon","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Parimala","family":"Thulasiraman","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1088\/1367-2630\/11\/9\/093024"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2009.5161005"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2009.4796483"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/CVPRW.2008.4563095"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/CSSE.2008.1448"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"188","DOI":"10.1109\/ISCA.1995.524560","article-title":"Speeding up irregular applications in shared-memory multiprocessors: memory binding and group prefetching","author":"zheng zhang","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1973.5009182"},{"key":"ref3","article-title":"Parallel computing for irregular applications","author":"chassin","year":"2000","journal-title":"Parallel Computing 26(13–14) 1681-1962"},{"key":"ref6","article-title":"On implementing graph cuts on CUDA","author":"hussein","year":"2007","journal-title":"First Workshop on General Purpose Processing on Graphics Processing Units"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-77220-0_21"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1250734.1250759"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1594835.1504181"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2009.5161242"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1576246.1531327"},{"journal-title":"Version 2 3 1 NVIDIA","article-title":"NVIDIA. Cuda 2.0 Programming Guide","year":"2009","key":"ref9"}],"event":{"name":"Distributed Processing, Workshops and Phd Forum (IPDPSW 2010)","start":{"date-parts":[[2010,4,19]]},"location":"Atlanta, GA","end":{"date-parts":[[2010,4,23]]}},"container-title":["2010 IEEE International Symposium on Parallel & Distributed Processing, Workshops and Phd Forum (IPDPSW)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5465895\/5470678\/05470770.pdf?arnumber=5470770","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T04:48:48Z","timestamp":1497847728000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5470770\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,4]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/ipdpsw.2010.5470770","relation":{},"subject":[],"published":{"date-parts":[[2010,4]]}}}