{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,20]],"date-time":"2025-09-20T18:43:59Z","timestamp":1758393839336,"version":"3.28.0"},"reference-count":30,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,4]]},"DOI":"10.1109\/ipdpsw.2010.5470784","type":"proceedings-article","created":{"date-parts":[[2010,5,28]],"date-time":"2010-05-28T14:25:42Z","timestamp":1275056742000},"page":"1-6","source":"Crossref","is-referenced-by-count":4,"title":["Analytical performance comparison of 2D Mesh, WK-recursive, and Spidergon NoCs"],"prefix":"10.1109","author":[{"given":"M.","family":"Bakhouya","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Suboh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Gaber","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T.","family":"El-Ghazawi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref30","doi-asserted-by":"crossref","first-page":"387","DOI":"10.1016\/j.sysarc.2009.07.002","article-title":"Evaluating the energy consumption and the silicon area of on-chip interconnect architectures","volume":"55","author":"bakhouya","year":"2009","journal-title":"Journal of Systems Architecture"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/43.924830"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/SPL.2008.4547735"},{"key":"ref12","first-page":"510","article-title":"Traffic analysis for on-chip networks design of multimedia applications","author":"varatkar","year":"2002","journal-title":"DAC Proc"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1465352"},{"key":"ref14","article-title":"Simulation and evaluation of a network on chip architecture using ns2","author":"sun","year":"2002","journal-title":"Proc IEEE NORCHIP"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1151074.1151076"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364440"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2009.5071447"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2001.902636"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/AINA.2007.31"},{"key":"ref28","article-title":"Sensor network calculus with multiple sinks","author":"schmitt","year":"2006","journal-title":"IFIP Networking Proc"},{"key":"ref4","first-page":"250","article-title":"A generic architecture for on-chip packet-switched interconnections","author":"guerrier","year":"2000","journal-title":"DATE Proc"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/WFCS.2002.1159696"},{"key":"ref3","article-title":"Simulation and analysis of network on ship architectures: Ring, spidergon, and 2d mesh","author":"bononi","year":"2006","journal-title":"DATE Proc"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSOC.2004.1411133"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2006.6"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2008.4492739"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2002.1044298"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2002.1016885"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/s11235-008-9077-1"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.134"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1095890.1095915"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1084834.1084856"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2008.4492742"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/18.61110"},{"key":"ref23","article-title":"Network calculus: A theory of deterministic queuing systems for the internet","author":"boudec","year":"2001","journal-title":"LNCS 2050"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2002.802002"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1016\/j.peva.2008.04.008"}],"event":{"name":"Distributed Processing, Workshops and Phd Forum (IPDPSW)","start":{"date-parts":[[2010,4,19]]},"location":"Atlanta, GA, USA","end":{"date-parts":[[2010,4,23]]}},"container-title":["2010 IEEE International Symposium on Parallel & Distributed Processing, Workshops and Phd Forum (IPDPSW)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5465895\/5470678\/05470784.pdf?arnumber=5470784","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T04:48:48Z","timestamp":1497847728000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5470784\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,4]]},"references-count":30,"URL":"https:\/\/doi.org\/10.1109\/ipdpsw.2010.5470784","relation":{},"subject":[],"published":{"date-parts":[[2010,4]]}}}