{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T12:03:40Z","timestamp":1759147420475,"version":"3.28.0"},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,4]]},"DOI":"10.1109\/ipdpsw.2010.5470800","type":"proceedings-article","created":{"date-parts":[[2010,5,28]],"date-time":"2010-05-28T14:25:42Z","timestamp":1275056742000},"page":"1-4","source":"Crossref","is-referenced-by-count":15,"title":["High performance reconfigurable multi-processor-based computing on FPGAs"],"prefix":"10.1109","author":[{"given":"Diana","family":"Gohringer","sequence":"first","affiliation":[{"name":"Fraunhofer IOSB, Ettlingen, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jurgen","family":"Becker","sequence":"additional","affiliation":[{"name":"Karlsruher Institute of Technologie (KIT), Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/FPL.2008.4629992"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1007\/s11554-008-0095-8"},{"key":"ref12","article-title":"Run-Time Reconfigurable Adaptive Multilayer Network-on-Chip for FPGA-based Systems","author":"h\u00fcbner","year":"2008","journal-title":"Proc of IPDPS 2008"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/FPL.2009.5272279"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/IPDPSW.2010.5470732"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1145\/1723112.1723170"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1109\/VLSISOC.2009.6041347"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/FPL.2006.311188"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/IPDPS.2008.4536503"},{"key":"ref6","article-title":"RAMP Blue: Implementation of a Manycore 1008 Processor System","author":"burke","year":"2008","journal-title":"Proc of RSSE 2008"},{"key":"ref5","doi-asserted-by":"crossref","DOI":"10.1155\/2009\/395018","article-title":"A Taxonomy of Reconfigurable Single-\/ Multi-Processor Systems-on-Chip","volume":"2009","author":"g\u00f6hringer","year":"2009","journal-title":"International Journal of Reconfigurable Computing"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1145\/1284480.1284531"},{"year":"2009","article-title":"Dynamic System Reconfiguration in Heterogeneous Platforms: The MORPHEUS Approach","key":"ref7"},{"key":"ref2","first-page":"681","article-title":"The future of multiprocessor systems-on-chips","author":"wolf","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"year":"0","key":"ref1"},{"key":"ref9","first-page":"181","article-title":"Autovision—a run-time reconfigurable MPSoC architecture for future driver assistance systems","volume":"49","author":"claus","year":"2007","journal-title":"Information Technology Journal"}],"event":{"name":"2010 IEEE International Symposium on Parallel & Distributed Processing, Workshops and Phd Forum (IPDPSW)","start":{"date-parts":[[2010,4,19]]},"location":"Atlanta, GA, USA","end":{"date-parts":[[2010,4,23]]}},"container-title":["2010 IEEE International Symposium on Parallel & Distributed Processing, Workshops and Phd Forum (IPDPSW)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5465895\/5470678\/05470800.pdf?arnumber=5470800","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,6,8]],"date-time":"2021-06-08T03:03:28Z","timestamp":1623121408000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/5470800\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,4]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/ipdpsw.2010.5470800","relation":{},"subject":[],"published":{"date-parts":[[2010,4]]}}}