{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,16]],"date-time":"2025-12-16T12:13:32Z","timestamp":1765887212022,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,4]]},"DOI":"10.1109\/ipdpsw.2010.5470812","type":"proceedings-article","created":{"date-parts":[[2010,5,28]],"date-time":"2010-05-28T18:25:42Z","timestamp":1275071142000},"page":"1-7","source":"Crossref","is-referenced-by-count":5,"title":["Analyzing the trade-off between multiple memory controllers and memory channels on multi-core processor performance"],"prefix":"10.1109","author":[{"given":"Jose Carlos","family":"Sancho","sequence":"first","affiliation":[]},{"given":"Michael","family":"Lang","sequence":"additional","affiliation":[]},{"given":"Darren J.","family":"Kerbyson","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1177\/1094342005056114"},{"key":"ref11","article-title":"Predictive Performance and Scalability Modeling of a Large-scale Application","author":"kerbyson","year":"2001","journal-title":"Proceedings of the Supercomputing Conference"},{"key":"ref12","first-page":"198","article-title":"First-Order Form of the 3-D Discrete Ordinates Equation on a Massively Parallel Processor","volume":"65","author":"koch","year":"1992","journal-title":"Trans American Nuclear Society"},{"year":"0","key":"ref13"},{"key":"ref14","first-page":"19","article-title":"Memory Bandwidth and Machine Balance in Current High Performance Computers","author":"mccalpin","year":"1995","journal-title":"IEEE Computer Society Technical Committee on Computer Architecture (TCCA) Newsletter"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/216585.216588"},{"key":"ref4","article-title":"First the Tick, Now the Tock: Intel Microarchitecture (Nehalem)","author":"casazza","year":"2009","journal-title":"Intel White Paper"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1054943"},{"journal-title":"Futuristic Intel Chip Could Reshape How Computers Are Built Consumers Interact with Their PCs and Personal Devices","year":"0","key":"ref6"},{"key":"ref5","volume":"3","author":"dongarra","year":"2007","journal-title":"The Impact of Multicore on Computational Science Software CTWatch Quarterly"},{"journal-title":"AMD Istanbul Processor Information","year":"0","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1088\/1742-6596\/16\/1\/009"},{"key":"ref2","first-page":"282","article-title":"Piranha: a scalable architecture based on single-chip multiprocessing","author":"barroso","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1142\/S012962640800351X"},{"journal-title":"MIMD Lattice Computation (MILC) Collaboration","year":"0","key":"ref9"}],"event":{"name":"2010 IEEE International Symposium on Parallel & Distributed Processing, Workshops and Phd Forum (IPDPSW 2010)","start":{"date-parts":[[2010,4,19]]},"location":"Atlanta, GA","end":{"date-parts":[[2010,4,23]]}},"container-title":["2010 IEEE International Symposium on Parallel & Distributed Processing, Workshops and Phd Forum (IPDPSW)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5465895\/5470678\/05470812.pdf?arnumber=5470812","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,19]],"date-time":"2017-03-19T05:34:40Z","timestamp":1489901680000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5470812\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,4]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/ipdpsw.2010.5470812","relation":{},"subject":[],"published":{"date-parts":[[2010,4]]}}}