{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T06:24:35Z","timestamp":1730269475484,"version":"3.28.0"},"reference-count":21,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,4]]},"DOI":"10.1109\/ipdpsw.2010.5470871","type":"proceedings-article","created":{"date-parts":[[2010,5,28]],"date-time":"2010-05-28T14:25:42Z","timestamp":1275056742000},"page":"1-15","source":"Crossref","is-referenced-by-count":0,"title":["Custom Built Heterogeneous Multi-core Architectures (CUBEMACH): Breaking the conventions"],"prefix":"10.1109","author":[{"given":"Nagarajan","family":"Venkateswaran","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Karthikeyan Palavedu","family":"Saravanan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nachiappan Chidambaram","family":"Nachiappan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Aravind","family":"Vasudevan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Balaji","family":"Subramaniam","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ravindhiran","family":"Mukundarajan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1981.1675791"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253185"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310764"},{"key":"ref13","article-title":"Optimization by Simulated Annealing, Science","volume":"220","author":"kirkpatrick","year":"1983","journal-title":"New series"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2007.4336196"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1970.tb01770.x"},{"key":"ref16","article-title":"Optimization by Simulated Annealing","volume":"220","author":"kirkpatrick","year":"1983","journal-title":"Science New Series"},{"key":"ref17","first-page":"34","article-title":"lu Decomposition and Its Applications","author":"press","year":"1992","journal-title":"Numerical Recipes in FORTRAN The Art of Scientific Computing"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1016\/0020-0190(72)90045-2"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1057\/9780230226203.0615"},{"article-title":"Towards Modeling and Design Automation of Supercomputing Clusters: SuperComputer-On-Chip (SCOS) IP Cores","year":"0","author":"mukundrajan","key":"ref4"},{"article-title":"Library Design and Parallel Programming Paradigm Constructs for CUBEMACH","year":"0","author":"nachiappan","key":"ref3"},{"journal-title":"A WARFT Technical Report","article-title":"Towards a Customizable Compiler for Multi -Core Heterogeneous Architectures: The Compiler on Silicon","year":"0","key":"ref6"},{"journal-title":"presented at LSPP Workshop Held In Conjunction With International Parallel and Distributed Processing Symposium (IPDPS'08)","article-title":"On the concept of simultaneous execution of multiple applications on hierarchically based cluster and the silicon operating system","year":"0","key":"ref5"},{"key":"ref8","article-title":"Design For Testability of Functional Cores in High Performance Node Architectures","author":"venkateswaran","year":"0","journal-title":"International Conference on Electronic Design Test and Applications DELTA 08"},{"journal-title":"A WARFT Technical Report","article-title":"On Node Network Architecture (ONNET): A Cost-Effective On Chip Network For Supercomputer On Chip (SCOC)","year":"0","key":"ref7"},{"article-title":"Towards Design and Simulation of Custom Built Heterogeneous Multi-Core Architectures","year":"0","author":"saravanan","key":"ref2"},{"key":"ref9","article-title":"Towards Modeling and Integrated Design Automation of Supercomputing Clusters (MI-DAs)","author":"venkateswaran","year":"2008","journal-title":"International Supercomputing Conference 2009 ISC 09"},{"journal-title":"23rd International Supercomputing Conference","article-title":"Towards Node Architecture Designs for Realizing High Productivity Supercomputers","year":"2008","key":"ref1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1983.1676169"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1016\/0304-3975(86)90084-8"}],"event":{"name":"Distributed Processing, Workshops and Phd Forum (IPDPSW)","start":{"date-parts":[[2010,4,19]]},"location":"Atlanta, GA, USA","end":{"date-parts":[[2010,4,23]]}},"container-title":["2010 IEEE International Symposium on Parallel & Distributed Processing, Workshops and Phd Forum (IPDPSW)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5465895\/5470678\/05470871.pdf?arnumber=5470871","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,19]],"date-time":"2017-03-19T01:18:59Z","timestamp":1489886339000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5470871\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,4]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/ipdpsw.2010.5470871","relation":{},"subject":[],"published":{"date-parts":[[2010,4]]}}}