{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,22]],"date-time":"2025-02-22T05:26:19Z","timestamp":1740201979536,"version":"3.37.3"},"reference-count":34,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,4]]},"DOI":"10.1109\/ipdpsw.2010.5470909","type":"proceedings-article","created":{"date-parts":[[2010,5,28]],"date-time":"2010-05-28T18:25:42Z","timestamp":1275071142000},"page":"1-8","source":"Crossref","is-referenced-by-count":1,"title":["Dynamic core partitioning for energy efficiency"],"prefix":"10.1109","author":[{"given":"Yang","family":"Ding","sequence":"first","affiliation":[]},{"given":"Mahmut","family":"Kandemir","sequence":"additional","affiliation":[]},{"given":"Mary Jane","family":"Irwin","sequence":"additional","affiliation":[]},{"given":"Padma","family":"Raghavan","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1002\/cpe.585"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/291069.291044"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/74851.74866"},{"first-page":"2007","year":"2007","author":"thoziyoor","key":"ref30"},{"key":"ref34","article-title":"An adaptive OpenMP loop scheduler for hyperthreaded SMPs","author":"zhang","year":"2004","journal-title":"Proc of the International Conference on Parallel and Distributed Computing Systems"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1183401.1183426"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2007.70804"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454151"},{"key":"ref13","article-title":"A helper thread based EDP reduction scheme for adapting application execution in CMPs","author":"ding","year":"2008","journal-title":"Proc of IPDPS"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2005.1430566"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.44"},{"key":"ref16","article-title":"A non-work-conserving operating system scheduler for SMT processors","author":"fedorova","year":"2006","journal-title":"Workshop on the Interaction between Operating Systems and Computer Architecture"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2007.4336197"},{"key":"ref18","article-title":"Energy dissipation in general purpose microprocessors","author":"gonzalez","year":"1995","journal-title":"Proc of ISLPED"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.17"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2003.1237998"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771801"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1007\/BFb0022296"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"ref6","first-page":"83","article-title":"Wattch: a framework for architectural-level power analysis and optimizations","author":"brooks","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379244"},{"key":"ref5","article-title":"Thousand core chips: a technology perspective","author":"borkar","year":"2007","journal-title":"Proc of DAC"},{"key":"ref8","article-title":"Scheduling threads for constructive cache sharing on cmps","author":"chen","year":"2007","journal-title":"Proc of SPAA"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.17"},{"journal-title":"Virtutech Simics 3 0","year":"0","key":"ref2"},{"key":"ref9","article-title":"Learning-based SMT processor resource distribution via hill-climbing","author":"choi","year":"2006","journal-title":"Proc of ISCA"},{"journal-title":"NAS Parallel Benchmarks 2 3","year":"0","key":"ref1"},{"key":"ref20","article-title":"Adaptive parallelism in compiler-parallelized code","author":"hall","year":"1997","journal-title":"SUIF Compiler Workshop"},{"key":"ref22","doi-asserted-by":"crossref","DOI":"10.1145\/1065944.1065976","article-title":"Adaptive execution techniques for SMT multiprocessor architectures","author":"jung","year":"2005","journal-title":"Proc of PPoPP"},{"key":"ref21","article-title":"Broad new OS research: Challenges and opportunities","author":"hunt","year":"2005","journal-title":"Proc Workshop Hot Topics in Operating Systems"},{"key":"ref24","article-title":"Gaining insights into multicore cache partitioning: Bridging the gap between simulation and real systems","author":"lin","year":"2008","journal-title":"Proc of HPCA"},{"key":"ref23","article-title":"Fair cache sharing and partitioning in a chip multiprocessor architecture","author":"kim","year":"2004","journal-title":"Proc of PACT"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.43"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/151244.151246"}],"event":{"name":"Distributed Processing, Workshops and Phd Forum (IPDPSW)","start":{"date-parts":[[2010,4,19]]},"location":"Atlanta, GA, USA","end":{"date-parts":[[2010,4,23]]}},"container-title":["2010 IEEE International Symposium on Parallel & Distributed Processing, Workshops and Phd Forum (IPDPSW)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5465895\/5470678\/05470909.pdf?arnumber=5470909","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:32:27Z","timestamp":1740133947000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5470909\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,4]]},"references-count":34,"URL":"https:\/\/doi.org\/10.1109\/ipdpsw.2010.5470909","relation":{},"subject":[],"published":{"date-parts":[[2010,4]]}}}