{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T06:32:10Z","timestamp":1730269930794,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,7]]},"DOI":"10.1109\/ipta.2010.5586782","type":"proceedings-article","created":{"date-parts":[[2010,9,29]],"date-time":"2010-09-29T15:56:04Z","timestamp":1285775764000},"page":"133-137","source":"Crossref","is-referenced-by-count":2,"title":["Memory requirements and simulation platform for the implementation of the H.264 encoder modules"],"prefix":"10.1109","author":[{"given":"K.","family":"Messaoudi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"E.","family":"Bourennane","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Toumi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"E.","family":"Kerkouche","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"O.","family":"Labbani","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"A Multi-core Architecture Based Parallel Framework for H 264\/AVC Deblocking Filters","year":"2008","author":"wang","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICME.2007.4285040"},{"journal-title":"Xilinx Memory Interface Generator (MIG) User Guide DDR SDRAM DDRII SRAM DDR2 SDRAM QDRII SRAM and RLDRAM II Interfaces UG086 v2 0","year":"2007","key":"ref12"},{"journal-title":"128MB 256MB 512MB (x64 SR) 200-Pin DDR2 SDRAM SODIMM Features","year":"2004","key":"ref13"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/s11554-007-0054-9"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2004.1286980"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1118299.1118473"},{"key":"ref5","article-title":"Material architecture proposition for the block matching method of motion estimate in H264 standard","author":"messaoudi","year":"2008","journal-title":"ICTTA '08 Damascus Syria"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2007.4341593"},{"key":"ref7","first-page":"128","article-title":"A Pipelined FSBM Hardware Architecture for HTDV-H.26x. Springer","author":"loukil","year":"2009","journal-title":"International Journal of Electrical Systems Science and Engineering"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1063\/1.2953040"},{"journal-title":"ITU-T Recommendation H 264 Advanced Video Coding for Generic Audiovisual Services","article-title":"Coding of Audiovisual Objects-Part 10: Advanced Video Coding","year":"2003","key":"ref1"},{"key":"ref9","first-page":"301","article-title":"An 865-?W H.264\/AVC Video Decoder for Mobile Applications","volume":"12","author":"liu","year":"2005","journal-title":"IEEE"}],"event":{"name":"2010 2nd International Conference on Image Processing Theory, Tools and Applications (IPTA)","start":{"date-parts":[[2010,7,7]]},"location":"Paris, France","end":{"date-parts":[[2010,7,10]]}},"container-title":["2010 2nd International Conference on Image Processing Theory, Tools and Applications"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5579546\/5586720\/05586782.pdf?arnumber=5586782","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T04:14:20Z","timestamp":1490069660000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5586782\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,7]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/ipta.2010.5586782","relation":{},"subject":[],"published":{"date-parts":[[2010,7]]}}}