{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,6]],"date-time":"2026-04-06T07:08:22Z","timestamp":1775459302586,"version":"3.50.1"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,4]]},"DOI":"10.1109\/irps.2015.7112692","type":"proceedings-article","created":{"date-parts":[[2015,6,3]],"date-time":"2015-06-03T19:32:57Z","timestamp":1433359977000},"page":"2F.2.1-2F.2.5","source":"Crossref","is-referenced-by-count":47,"title":["Transistor aging and reliability in 14nm tri-gate technology"],"prefix":"10.1109","author":[{"given":"S.","family":"Novak","sequence":"first","affiliation":[]},{"given":"C.","family":"Parker","sequence":"additional","affiliation":[]},{"given":"D.","family":"Becher","sequence":"additional","affiliation":[]},{"given":"M.","family":"Liu","sequence":"additional","affiliation":[]},{"given":"M.","family":"Agostinelli","sequence":"additional","affiliation":[]},{"given":"M.","family":"Chahal","sequence":"additional","affiliation":[]},{"given":"P.","family":"Packan","sequence":"additional","affiliation":[]},{"given":"P.","family":"Nayak","sequence":"additional","affiliation":[]},{"given":"S.","family":"Ramey","sequence":"additional","affiliation":[]},{"given":"S.","family":"Natarajan","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","article-title":"Tri-gate Transistor Reliability","author":"ramey","year":"2014","journal-title":"International Reliability Physics Symposium Monday Tutorial"},{"key":"ref3","article-title":"Gate Oxide Scaling Limits and Projection","author":"hu","year":"1996","journal-title":"International Electron Device Meeting"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2014.6861101"},{"key":"ref6","article-title":"BTI Reliability of 45nm High-K + Metal-Gate Process Technology","author":"pae","year":"2008","journal-title":"International Reliability Physics Symposium"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2013.6531958"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2012.6242496"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/IWCE.2000.869964"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/16.735728"},{"key":"ref7","article-title":"Transistor Reliability Variation Correlation to Threshold Voltage","author":"ramey","year":"2015","journal-title":"International Reliability Physics Symposium"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2013.6532017"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2010.5488856"},{"key":"ref1","article-title":"A 14nm Logic Technology Featuring 2nd-Generation FinFET Transistors, Air-Gapped Interconnects, Self-Aligned Double Patterning and a 0.0588?m2SRAM cell size","author":"natarajan","year":"2014","journal-title":"Int Electron Devices Meeting"}],"event":{"name":"2015 IEEE International Reliability Physics Symposium (IRPS)","location":"Monterey, CA, USA","start":{"date-parts":[[2015,4,19]]},"end":{"date-parts":[[2015,4,23]]}},"container-title":["2015 IEEE International Reliability Physics Symposium"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7106273\/7112653\/07112692.pdf?arnumber=7112692","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T19:26:09Z","timestamp":1490383569000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7112692\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,4]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/irps.2015.7112692","relation":{},"subject":[],"published":{"date-parts":[[2015,4]]}}}