{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,15]],"date-time":"2025-05-15T04:47:18Z","timestamp":1747284438769},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,4]]},"DOI":"10.1109\/irps.2015.7112703","type":"proceedings-article","created":{"date-parts":[[2015,6,3]],"date-time":"2015-06-03T19:32:57Z","timestamp":1433359977000},"page":"3B.2.1-3B.2.6","source":"Crossref","is-referenced-by-count":20,"title":["Transistor reliability variation correlation to threshold voltage"],"prefix":"10.1109","author":[{"given":"S.","family":"Ramey","sequence":"first","affiliation":[]},{"given":"M.","family":"Chahal","sequence":"additional","affiliation":[]},{"given":"P.","family":"Nayak","sequence":"additional","affiliation":[]},{"given":"S.","family":"Novak","sequence":"additional","affiliation":[]},{"given":"C.","family":"Prasad","sequence":"additional","affiliation":[]},{"given":"J.","family":"Hicks","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2010.5488856"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2013.2262453"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2010.5488814"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2013.6531958"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2014.6861102"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2014.6861101"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2003.1269296"},{"key":"ref8","article-title":"Tri-gate Transistor Reliability","author":"ramey","year":"0","journal-title":"IPRS 2014 Tutorial"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2013.6532017"},{"key":"ref2","first-page":"3.7.1","article-title":"A 14nm Logic Technology Featuring 2nd - Generation FinFET, Air-Gapped Interconnects, Self-Aligned Double Patterning and a 0.0588um2 SRAM cell size","author":"natarajan","year":"2014","journal-title":"IEDM"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2015.7112692"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2012.6242496"}],"event":{"name":"2015 IEEE International Reliability Physics Symposium (IRPS)","start":{"date-parts":[[2015,4,19]]},"location":"Monterey, CA, USA","end":{"date-parts":[[2015,4,23]]}},"container-title":["2015 IEEE International Reliability Physics Symposium"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7106273\/7112653\/07112703.pdf?arnumber=7112703","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T19:23:34Z","timestamp":1490383414000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7112703\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,4]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/irps.2015.7112703","relation":{},"subject":[],"published":{"date-parts":[[2015,4]]}}}