{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T08:47:07Z","timestamp":1725612427486},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,4]]},"DOI":"10.1109\/irps.2015.7112825","type":"proceedings-article","created":{"date-parts":[[2015,6,3]],"date-time":"2015-06-03T19:32:57Z","timestamp":1433359977000},"page":"SE.4.1-SE.4.6","source":"Crossref","is-referenced-by-count":2,"title":["Soft error immune latch design for 20 nm bulk CMOS"],"prefix":"10.1109","author":[{"given":"Taiki","family":"Uemura","sequence":"first","affiliation":[]},{"given":"Takashi","family":"Kato","sequence":"additional","affiliation":[]},{"given":"Hideya","family":"Matsuyama","sequence":"additional","affiliation":[]},{"given":"Masanori","family":"Hashimoto","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2010.5488827"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2011.5783238"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2004.1419340"},{"key":"ref13","article-title":"Fujitsus Next Generation Quad-Core Processor","author":"maruyama","year":"0","journal-title":"Hot chips 2008"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2013.6487637"},{"key":"ref15","article-title":"SPARC64 XIfx: Fujitsus next generation processor for HPC","author":"yoshida","year":"2014","journal-title":"Hot Chips"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2011.5993803"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2003.812930"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2008.28"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/23.556880"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1143\/JJAP.48.04C070"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.7567\/SSDM.2008.D-2-5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.887832"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.831449"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1143\/JJAP.47.2736"},{"key":"ref1","first-page":"84","article-title":"Novel Soft Error Hardened Latches and Flip-Flop","author":"uemura","year":"2007","journal-title":"Int Conf Solid State Devices and Materials"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2006.321010"}],"event":{"name":"2015 IEEE International Reliability Physics Symposium (IRPS)","start":{"date-parts":[[2015,4,19]]},"location":"Monterey, CA, USA","end":{"date-parts":[[2015,4,23]]}},"container-title":["2015 IEEE International Reliability Physics Symposium"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7106273\/7112653\/07112825.pdf?arnumber=7112825","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T19:17:22Z","timestamp":1490383042000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7112825\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,4]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/irps.2015.7112825","relation":{},"subject":[],"published":{"date-parts":[[2015,4]]}}}