{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T06:53:09Z","timestamp":1730271189108,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,3]]},"DOI":"10.1109\/irps.2018.8353542","type":"proceedings-article","created":{"date-parts":[[2018,5,8]],"date-time":"2018-05-08T21:16:55Z","timestamp":1525814215000},"page":"2A.4-1-2A.4-5","source":"Crossref","is-referenced-by-count":9,"title":["Cap layer and multi-work-function tuning impact on TDDB\/BTI in SOI FinFET devices"],"prefix":"10.1109","author":[{"given":"Wen","family":"Liu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andreas","family":"Kerber","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fernando","family":"Guarin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Claude","family":"Ortolland","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"3.8.1","article-title":"High performance 14nm SOI FinFET CMOS technology with 0.0174µm2 embedded DRAM and 15 levels of Cu metallization","author":"lin","year":"2014","journal-title":"IEEE International Electron Devices Meeting (IEDM)"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"298","DOI":"10.1109\/LED.2008.2012272","article-title":"Time-Dependent Dielectric Breakdown of La2O3-Doped High-k\/Metal Gate Stacked NMOSFETs","volume":"30","author":"han","year":"2009","journal-title":"IEEE Electron Device Letters"},{"key":"ref10","first-page":"18.4.1","article-title":"Fundamental Aspects of Hf02-based High-k Metal Gate Stack Reliability and Implications on tinv-Scaling","author":"cartier","year":"2011","journal-title":"IEEE International Electron Devices Meeting (IEDM)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2018.8353646"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2007.369894"},{"key":"ref5","article-title":"Semiconductor device having dual metal gates and method of manufacture","author":"kwon","year":"0","journal-title":"US7838908 B2"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2016.7574601"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2013.2262453"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2017.05.003"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2014.6894342"},{"key":"ref9","first-page":"1014","article-title":"Positive and Negative Bias Temperature Instability in La2O3 and Al203 capped high-k MOSFETs","author":"aoulaiche","year":"2009","journal-title":"IEEE International Reliability Physics Symposium (IRPS)"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDERC.2002.194880"}],"event":{"name":"2018 IEEE International Reliability Physics Symposium (IRPS)","start":{"date-parts":[[2018,3,11]]},"location":"Burlingame, CA","end":{"date-parts":[[2018,3,15]]}},"container-title":["2018 IEEE International Reliability Physics Symposium (IRPS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8345372\/8353529\/08353542.pdf?arnumber=8353542","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,6,1]],"date-time":"2018-06-01T18:55:52Z","timestamp":1527879352000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8353542\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,3]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/irps.2018.8353542","relation":{},"subject":[],"published":{"date-parts":[[2018,3]]}}}