{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T06:53:09Z","timestamp":1730271189846,"version":"3.28.0"},"reference-count":21,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,3]]},"DOI":"10.1109\/irps.2018.8353549","type":"proceedings-article","created":{"date-parts":[[2018,5,8]],"date-time":"2018-05-08T17:16:55Z","timestamp":1525799815000},"page":"2C.3-1-2C.3-10","source":"Crossref","is-referenced-by-count":4,"title":["An integral injector-victim current transfer model for latchup design rule optimization"],"prefix":"10.1109","author":[{"given":"Guido","family":"Quax","sequence":"first","affiliation":[]},{"given":"Theo","family":"Smedes","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","first-page":"2227","DOI":"10.1109\/T-ED.1985.22262","article-title":"resistance modulation effect in n-well cmos","volume":"32","author":"niitsu","year":"1985","journal-title":"IEEE Transactions on Electron Devices"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2011.2159504"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2006.251207"},{"year":"0","key":"ref13"},{"key":"ref14","first-page":"35","article-title":"Novel test structures for the investigation of the efficiency of guard rings used for I10-Latch-up prevention","volume":"3","author":"quincke","year":"1990","journal-title":"Proc 1990 IEEE Int Conf Mircoelectr Test Struct"},{"journal-title":"JEDEC JESD78 ‘IC Latch-up Test’","year":"0","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2011.2159505"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1016\/0038-1101(83)90174-0"},{"year":"0","key":"ref18"},{"year":"0","key":"ref19"},{"key":"ref4","first-page":"126","article-title":"Design automation to suppress cable discharge event induced latchup in 90nm CMOS ASICs","author":"brennan","year":"2005","journal-title":"Proc EOS\/ESD Symp"},{"key":"ref3","first-page":"113","article-title":"Automatic methodology for placing the guard rings into a chip layout to prevent latchup in CMOS IC's","author":"ker","year":"2001","journal-title":"Proc IEEE Int Conf Electronics Circuits and Systems (ICECS)"},{"key":"ref6","first-page":"161","article-title":"Latch-up Characterization and Checking of a 55 nm CMOS mixed voltage design","volume":"3a 4","author":"oberoi","year":"2012","journal-title":"Proc EOS\/ESD Symp"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICASIC.2007.4415645"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2003.811885"},{"key":"ref7","volume":"5b 3","author":"khazhinsky","year":"2016","journal-title":"Proc EOS\/ESD Symp"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.1993.669685"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.1981.4335719"},{"key":"ref9","article-title":"Latchup holding voltages and trigger currents in an SOl technology","volume":"6a 5","author":"quax","year":"2016","journal-title":"Proc 54th IRPS"},{"key":"ref20","article-title":"Layout sensitivities of transient externallatchup","volume":"3e 3","author":"kripanidhi","year":"2012","journal-title":"Proc 50th IRPS"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2004.1315313"}],"event":{"name":"2018 IEEE International Reliability Physics Symposium (IRPS)","start":{"date-parts":[[2018,3,11]]},"location":"Burlingame, CA","end":{"date-parts":[[2018,3,15]]}},"container-title":["2018 IEEE International Reliability Physics Symposium (IRPS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8345372\/8353529\/08353549.pdf?arnumber=8353549","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,6,1]],"date-time":"2018-06-01T16:21:27Z","timestamp":1527870087000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8353549\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,3]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/irps.2018.8353549","relation":{},"subject":[],"published":{"date-parts":[[2018,3]]}}}