{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T06:53:30Z","timestamp":1730271210912,"version":"3.28.0"},"reference-count":29,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,3]]},"DOI":"10.1109\/irps.2018.8353589","type":"proceedings-article","created":{"date-parts":[[2018,5,8]],"date-time":"2018-05-08T21:16:55Z","timestamp":1525814215000},"page":"4D.2-1-4D.2-7","source":"Crossref","is-referenced-by-count":2,"title":["Intra- and inter-chip electrical interconnection formed by directed self assembly of nanocomposite containing diblock copolymer and nanometal"],"prefix":"10.1109","author":[{"given":"M.","family":"Murugesan","sequence":"first","affiliation":[]},{"given":"T.","family":"Fukushima","sequence":"additional","affiliation":[]},{"given":"J.C.","family":"Bea","sequence":"additional","affiliation":[]},{"given":"H.","family":"Hashimoto","sequence":"additional","affiliation":[]},{"given":"M.","family":"Koyanagi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref23a","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2016.7970022"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.192"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2012.6242517"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"49","DOI":"10.1109\/JPROC.2008.2007463","article-title":"High-density through silicon vias for 3D LSIs","volume":"97","author":"koyanagi","year":"2009","journal-title":"Proc IEEE"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1088\/1361-6439\/aa544c"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1117\/12.360246"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1116\/1.580231"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1149\/1.2085371"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1116\/1.2013317"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1116\/1.1305809"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1016\/S0040-6090(03)00533-9"},{"key":"ref24a","first-page":"493","article-title":"Enlarging the Nanocylinder Size for Through-Si-Via Applications","author":"murugesan","year":"0","journal-title":"Proc 2017 Int Conf Solid State Devices and Mater"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"2510","DOI":"10.1109\/TED.2016.2556693","volume":"63","author":"zhang","year":"2016","journal-title":"IEEE Trans Elec Dev"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1126\/science.290.5499.2126"},{"journal-title":"ITRS 2013 Edition Chapter 2 3 page 12 Table INCT 7 & 8","year":"0","key":"ref3"},{"key":"ref6","first-page":"340","article-title":"Copper through silicon via induced keep out zone for 10 nm node bulk FinFET CMOS technology","author":"guo","year":"0","journal-title":"2013 IEEE International Electron Devices Meeting"},{"key":"ref5","first-page":"9.1","article-title":"High Density Cu-TSVs and Reliability Issues","author":"murugesan","year":"0","journal-title":"Proc 2011 IEEE Int 3D System Integration Conf"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2012.6262970"},{"key":"ref7","first-page":"26","article-title":"Comprehensive Analysis of the Impact of Single andArrays of Through Silicon Vias Induced Stress on High-k \/ Metal gate CMOS Performance","author":"mercha","year":"0","journal-title":"IEEE International Electron Device Meeting 2010"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131503"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2010.5703279"},{"journal-title":"Historical Trends in Technical Themes - Digital Systems (Memory-2016 Trends)","year":"0","key":"ref1"},{"key":"ref20","first-page":"1073","article-title":"Three-dimensional integration technology based on wafer bonding technique using micro-bumps","author":"matsumoto","year":"0","journal-title":"1995 Int Conf Solid State Devices and Mater"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1039\/c3sm52607k"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.7567\/SSDM.2001.A-2-8"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1021\/ma00130a012"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1021\/ma951138i"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1038\/nature03310"},{"key":"ref25","first-page":"44","article-title":"Feasibility study on untrafine-pitch Cu-Cu bonding using directed self-assembly (DSA)","author":"murugesan","year":"0","journal-title":"Proc 2017 International Workshop on Low Temperature Bonding for 3D Integration"}],"event":{"name":"2018 IEEE International Reliability Physics Symposium (IRPS)","start":{"date-parts":[[2018,3,11]]},"location":"Burlingame, CA","end":{"date-parts":[[2018,3,15]]}},"container-title":["2018 IEEE International Reliability Physics Symposium (IRPS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8345372\/8353529\/08353589.pdf?arnumber=8353589","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,6,1]],"date-time":"2018-06-01T18:56:05Z","timestamp":1527879365000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8353589\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,3]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/irps.2018.8353589","relation":{},"subject":[],"published":{"date-parts":[[2018,3]]}}}