{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,12]],"date-time":"2025-09-12T18:32:46Z","timestamp":1757701966895,"version":"3.28.0"},"reference-count":21,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,3]]},"DOI":"10.1109\/irps.2018.8353642","type":"proceedings-article","created":{"date-parts":[[2018,5,8]],"date-time":"2018-05-08T21:16:55Z","timestamp":1525814215000},"page":"6E.4-1-6E.4-8","source":"Crossref","is-referenced-by-count":2,"title":["Threshold voltage bitmap analysis methodology: Application to a 512kB 40nm Flash memory test chip"],"prefix":"10.1109","author":[{"given":"T.","family":"Kempf","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"V. Della","family":"Marca","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"L.","family":"Baron","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"F.","family":"Maugain","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"F. La","family":"Rosa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Niel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Regnier","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.-M.","family":"Portal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Masson","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IIRW.2015.7437071"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.1983.361969"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ASMC.2015.7164428"},{"key":"ref13","first-page":"1","article-title":"Poly-CMP integration for sub 90 nm self-aligned floating gate flash memories","author":"mariani","year":"0","journal-title":"Proceeding of International Conference on Planarization\/CMP Technology 2007"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/NVMT.2009.5429789"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2016.07.096"},{"key":"ref16","first-page":"179","article-title":"Memory Circuit technologies","author":"marotta","year":"2008","journal-title":"Nonvolatile Memory Technologies With Emphasis on Flash"},{"key":"ref17","article-title":"Impact of CMOS post nitridation annealing on reliability of 40nm 512kB embedded Flash array","author":"kempf","year":"0","journal-title":"unpublished presented at Proceedings of 2017 International Integrated Reliability Workshop"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2012.09.001"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/VTSA.2008.4530809"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICMTS.1995.513988"},{"key":"ref3","first-page":"20","article-title":"Peripheral Circuitry Impact on EEPROM Threshold Voltage","author":"aziza","year":"0","journal-title":"Non-Volatile Memory Technology Symposium 2007"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2011.2176099"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131521"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JEDS.2015.2502760"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"153","DOI":"10.1109\/LED.2009.2036871","article-title":"Comparative Study of Quick Electron Detrapping and Random Telegraph Signal and Their Dependences on Random Discrete Dopant in Sub-40-nm NAND Flash Memory","volume":"31","author":"kim","year":"2010","journal-title":"IEEE Electron Device Letters"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2012.06.109"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1994.383410"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2012.2208224"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.870280"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2013.6532103"}],"event":{"name":"2018 IEEE International Reliability Physics Symposium (IRPS)","start":{"date-parts":[[2018,3,11]]},"location":"Burlingame, CA","end":{"date-parts":[[2018,3,15]]}},"container-title":["2018 IEEE International Reliability Physics Symposium (IRPS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8345372\/8353529\/08353642.pdf?arnumber=8353642","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,6,1]],"date-time":"2018-06-01T18:55:59Z","timestamp":1527879359000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8353642\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,3]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/irps.2018.8353642","relation":{},"subject":[],"published":{"date-parts":[[2018,3]]}}}