{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,16]],"date-time":"2026-05-16T09:21:04Z","timestamp":1778923264515,"version":"3.51.4"},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,3]]},"DOI":"10.1109\/irps.2018.8353675","type":"proceedings-article","created":{"date-parts":[[2018,5,8]],"date-time":"2018-05-08T21:16:55Z","timestamp":1525814215000},"page":"P-MY.2-1-P-MY.2-5","source":"Crossref","is-referenced-by-count":25,"title":["Sub-pJ consumption and short latency time in RRAM arrays for high endurance applications"],"prefix":"10.1109","author":[{"given":"Gilbert","family":"Sassine","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cecile","family":"Nail","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luc","family":"Tillie","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Diego Alfaro","family":"Robayo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alexandre","family":"Levisse","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Carlo","family":"Cagli","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Khalil El.","family":"Hajjam","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jean-Francois","family":"Nodin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Elisa","family":"Vianello","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mathieu","family":"Bernard","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gabriel","family":"Molas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Etienne","family":"Nowak","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2017.7939106"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2013.6724674"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2012.2185838"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1016\/S0026-2714(97)00206-0"},{"key":"ref8","first-page":"7","article-title":"Capacitor based SneakPath compensation circuit for transistor-less ReRAM architectures","author":"levisse","year":"2016","journal-title":"2016 IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2007.01.030"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2017.7939072"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2017.7939078"}],"event":{"name":"2018 IEEE International Reliability Physics Symposium (IRPS)","location":"Burlingame, CA","start":{"date-parts":[[2018,3,11]]},"end":{"date-parts":[[2018,3,15]]}},"container-title":["2018 IEEE International Reliability Physics Symposium (IRPS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8345372\/8353529\/08353675.pdf?arnumber=8353675","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,6,1]],"date-time":"2018-06-01T20:21:24Z","timestamp":1527884484000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8353675\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,3]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/irps.2018.8353675","relation":{},"subject":[],"published":{"date-parts":[[2018,3]]}}}