{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,16]],"date-time":"2025-05-16T06:06:54Z","timestamp":1747375614047},"reference-count":8,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,3,1]],"date-time":"2019-03-01T00:00:00Z","timestamp":1551398400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,3,1]],"date-time":"2019-03-01T00:00:00Z","timestamp":1551398400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,3,1]],"date-time":"2019-03-01T00:00:00Z","timestamp":1551398400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,3]]},"DOI":"10.1109\/irps.2019.8720409","type":"proceedings-article","created":{"date-parts":[[2019,5,24]],"date-time":"2019-05-24T04:11:10Z","timestamp":1558671070000},"page":"1-5","source":"Crossref","is-referenced-by-count":7,"title":["Localized Layout Effect Related Reliability Approach in 8nm FinFETs Technology: From Transistor to Circuit"],"prefix":"10.1109","author":[{"given":"Hai","family":"Jiang","sequence":"first","affiliation":[]},{"given":"Hyunchul","family":"Sagong","sequence":"additional","affiliation":[]},{"given":"Jinju","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Junekyun","family":"Park","sequence":"additional","affiliation":[]},{"given":"Sangchul","family":"Shin","sequence":"additional","affiliation":[]},{"given":"Sangwoo","family":"Pae","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","article-title":"Layout-induced stress effects in 14nm & 10nm FinFETs and their impact on performance","author":"bardon","year":"2013","journal-title":"2013 Symposium on VLS Technology"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2018.8510673"},{"key":"ref6","article-title":"Reliability Characterization of 10nm FinFET Technology with multi-VT gate stack for Low Power and High Performance Thermal behavior of self-heating effect in FinFET devices acting on back-end interconnects","author":"jin","year":"2016","journal-title":"Technical Digest International Electron Devices Meeting"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609528"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2017.7936313"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2011.09.002"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2017.7936315"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2015.7409679"}],"event":{"name":"2019 IEEE International Reliability Physics Symposium (IRPS)","start":{"date-parts":[[2019,3,31]]},"location":"Monterey, CA, USA","end":{"date-parts":[[2019,4,4]]}},"container-title":["2019 IEEE International Reliability Physics Symposium (IRPS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8712125\/8720395\/08720409.pdf?arnumber=8720409","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,15]],"date-time":"2022-07-15T03:13:13Z","timestamp":1657854793000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8720409\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,3]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/irps.2019.8720409","relation":{},"subject":[],"published":{"date-parts":[[2019,3]]}}}