{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,25]],"date-time":"2025-10-25T12:31:31Z","timestamp":1761395491951},"reference-count":8,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,3,1]],"date-time":"2019-03-01T00:00:00Z","timestamp":1551398400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,3,1]],"date-time":"2019-03-01T00:00:00Z","timestamp":1551398400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,3,1]],"date-time":"2019-03-01T00:00:00Z","timestamp":1551398400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,3]]},"DOI":"10.1109\/irps.2019.8720508","type":"proceedings-article","created":{"date-parts":[[2019,5,24]],"date-time":"2019-05-24T04:11:10Z","timestamp":1558671070000},"source":"Crossref","is-referenced-by-count":9,"title":["Study of Local BTI Variation and its Impact on Logic Circuit and SRAM in 7 nm Fin-FET Process"],"prefix":"10.1109","author":[{"given":"Mitsuhiko","family":"Igarashi","sequence":"first","affiliation":[]},{"given":"Yuuki","family":"Uchida","sequence":"additional","affiliation":[]},{"given":"Yoshio","family":"Takazawa","sequence":"additional","affiliation":[]},{"given":"Makoto","family":"Yabuuchi","sequence":"additional","affiliation":[]},{"given":"Yasumasa","family":"Tsukamoto","sequence":"additional","affiliation":[]},{"given":"Koji","family":"Shibutani","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2018.8353542"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2018.8579303"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2013.2262453"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2015.7112703"},{"key":"ref8","first-page":"398","article-title":"Worst-Case Analysis to Obtain Stable Read\/Write DC Margin of High Density 6T-SRAM-Array with Local Vth Vriability","author":"tsukamoto","year":"2005","journal-title":"ICCAD"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2002.805119"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268378"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838333"}],"event":{"name":"2019 IEEE International Reliability Physics Symposium (IRPS)","location":"Monterey, CA, USA","start":{"date-parts":[[2019,3,31]]},"end":{"date-parts":[[2019,4,4]]}},"container-title":["2019 IEEE International Reliability Physics Symposium (IRPS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8712125\/8720395\/08720508.pdf?arnumber=8720508","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,15]],"date-time":"2022-07-15T03:22:16Z","timestamp":1657855336000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8720508\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,3]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/irps.2019.8720508","relation":{},"subject":[],"published":{"date-parts":[[2019,3]]}}}