{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,4]],"date-time":"2026-03-04T16:43:53Z","timestamp":1772642633500,"version":"3.50.1"},"reference-count":12,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,3,1]],"date-time":"2019-03-01T00:00:00Z","timestamp":1551398400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,3,1]],"date-time":"2019-03-01T00:00:00Z","timestamp":1551398400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,3,1]],"date-time":"2019-03-01T00:00:00Z","timestamp":1551398400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,3]]},"DOI":"10.1109\/irps.2019.8720563","type":"proceedings-article","created":{"date-parts":[[2019,5,24]],"date-time":"2019-05-24T04:11:10Z","timestamp":1558671070000},"page":"1-4","source":"Crossref","is-referenced-by-count":5,"title":["Investigation on Latch-Up Path Between I\/O PMOS and Core PMOS in a 0.18-\u03bcm CMOS Process"],"prefix":"10.1109","author":[{"given":"Chun-Cheng","family":"Chen","sequence":"first","affiliation":[]},{"given":"Ming-Dou","family":"Ker","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"230","article-title":"An analysis of latch-up prevention in CMOS IC.s using an epitaxial-buried layers process","author":"estreich","year":"1978","journal-title":"IEDM Tech Dig"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"1141","DOI":"10.1109\/16.387249","article-title":"Modeling the positive-feedback regenerative process of CMOS latchup by a positive transient pole method: Part I-theoretical derivation","volume":"42","author":"ker","year":"1995","journal-title":"IEEE Trans Electron Devices"},{"key":"ref10","article-title":"IC Latch-Up Test, JEDEC Solid State Technology Association","year":"2011","journal-title":"JEDEC Standard JESD78D"},{"key":"ref6","first-page":"112","article-title":"The influence of a silicon dioxide-filled trench isolation structure and implanted subcollector on latchup robustness","author":"voldman","year":"2005","journal-title":"Proc IRPS"},{"key":"ref11","article-title":"IC Latch-Up Test, JEDEC Solid State Technology Association","year":"2016","journal-title":"JEDEC Standard JESD78D"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"237","DOI":"10.1109\/IEDM.1982.190261","article-title":"deep trench isolated cmos devices","author":"rung","year":"1982","journal-title":"1982 International Electron Devices Meeting"},{"key":"ref12","first-page":"100","article-title":"Chip level layout and bias considerations for preventing neighboring I\/O cell interaction-induced latch-up and inter-power supply latch-up in advanced CMOS technologies","author":"huh","year":"2005","journal-title":"Proc of EOS\/ESD Symposium"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2003.811885"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-2611-4"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1002\/9780470824092"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2014.2363171"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1002\/9780470516171"}],"event":{"name":"2019 IEEE International Reliability Physics Symposium (IRPS)","location":"Monterey, CA, USA","start":{"date-parts":[[2019,3,31]]},"end":{"date-parts":[[2019,4,4]]}},"container-title":["2019 IEEE International Reliability Physics Symposium (IRPS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8712125\/8720395\/08720563.pdf?arnumber=8720563","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,15]],"date-time":"2022-07-15T03:13:13Z","timestamp":1657854793000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8720563\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,3]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/irps.2019.8720563","relation":{},"subject":[],"published":{"date-parts":[[2019,3]]}}}