{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T01:30:45Z","timestamp":1725759045871},"reference-count":13,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,3,1]],"date-time":"2019-03-01T00:00:00Z","timestamp":1551398400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,3,1]],"date-time":"2019-03-01T00:00:00Z","timestamp":1551398400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,3,1]],"date-time":"2019-03-01T00:00:00Z","timestamp":1551398400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,3]]},"DOI":"10.1109\/irps.2019.8720598","type":"proceedings-article","created":{"date-parts":[[2019,5,24]],"date-time":"2019-05-24T04:11:10Z","timestamp":1558671070000},"page":"1-8","source":"Crossref","is-referenced-by-count":1,"title":["Gate-Stack Engineered NBTI Improvements in Highvoltage Logic-For-Memory High-\u0138\/Metal Gate Devices"],"prefix":"10.1109","author":[{"given":"B.J.","family":"O'Sullivan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Ritzenthaler","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G.","family":"Rzepa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Z.","family":"Wu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"E. Dentoni","family":"Litta","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"O.","family":"Richard","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T.","family":"Conard","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"V.","family":"Machkaoutsan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Fazan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"C.","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Franco","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"B.","family":"Kaczer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T.","family":"Grasser","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Spessot","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D","family":"Linten","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"N.","family":"Horiguchi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/TED.2018.2857849"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/IRPS.2009.5173279"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/VLSIT.2008.4588545"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/TED.2012.2199496"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1002\/pssa.201532791"},{"key":"ref3","first-page":"25","article-title":"High-k \/ Metal Gate Innovations Enabling Continued CMOS Scaling","author":"frank","year":"0","journal-title":"Proc 2011 IEEE Eur Solid-State Device Res Conf"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/RELPHY.2008.4558858"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/IRPS.2017.7936365"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1063\/1.56801"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1016\/j.microrel.2018.04.002"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1504\/IJMATEI.2017.085810"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/IEDM.2016.7838026"},{"key":"ref9","first-page":"190","article-title":"Impact of Al2O3 position on performances and reliability in high-k metal gated DRAM periphery transistors","author":"aoulaiche","year":"0","journal-title":"Proc 2013 Eur Solid-State Device Res Conf"}],"event":{"name":"2019 IEEE International Reliability Physics Symposium (IRPS)","start":{"date-parts":[[2019,3,31]]},"location":"Monterey, CA, USA","end":{"date-parts":[[2019,4,4]]}},"container-title":["2019 IEEE International Reliability Physics Symposium (IRPS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8712125\/8720395\/08720598.pdf?arnumber=8720598","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,15]],"date-time":"2022-07-15T03:22:17Z","timestamp":1657855337000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8720598\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,3]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/irps.2019.8720598","relation":{},"subject":[],"published":{"date-parts":[[2019,3]]}}}